搜索资源列表
mar2010
- 基于FPGA的单精度浮点数乘法器设计，本文设计了一个基于FPGA的单精度浮点数乘法器。乘法器为五级流水线结构。设计中采用了改进的带偏移量的冗余Booth3算法和跳跃式Wallace树型结构，减少了部分积的数目，缩短了部分积累加的耗时；提出了对尾数定点乘法运算中Wallace树产生的2个伪和采用部分相加的处理方式，有效地提高了的运算速度；并且加入了对特殊值的处理模块，完善了乘法器的功能。单精度浮点数乘法器在Altera DE2开发板上进行了验证，其在Cyclone II EP2C35F672C6器
wallace
- wallacw tree multiplier code in vhdl language mainy used for the multiplications in the image [processing of both dct and dwrt applications-wallacw tree multiplier code in vhdl language mainy used for the multiplications in the image [processing of
multi16
- 有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。-Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace t
fwwallace
- wallace tree multiplier in verrilog
wallace_tree
- 华莱士树的硬件实现，多用于乘法器的加法运算部分-Wallace tree hardware implementation, used for the multiplier adder portion
Multiplier
- 乘法器课程报告，华莱士树算法硬件实现，讲解详细-Multiplier course reports, Wallace tree algorithm implemented in hardware
wallace_tree_multiplier
- this implements wallace tree multiplier in verilog
wallacetreemultiplier
- wallace tree multiplier n bit c program
Generic-signed
- Radix4 and wallace tr-Radix4 and wallace tree
Ripple_carry_Multiplier_wall
- Multiplier was implemented using wallace tree approach for doing ripple carry multiplication.
Wallace_tree_Final
- 16bit wallace tree multiplier..VHDL source
project
- hspice编写的4位乘法器，运用了wallace-tree的方法-hspice muler
m_wallace_coding
- Wallace tree Multiplier
16 bit signed number multiplier
- 16位有符号数乘法器，使用Booth编码和华莱士树，提供程序源文件和测试文件(The 16 bit signed multiplier uses Booth encoding and Wallace tree to provide source files and test files.)
wallace_multiplier
- 华莱士树乘法器，运用了华莱士树状结构和布斯算法，提高了速度(The Wallace tree multiplier uses the Wallace tree structure and the Buss algorithm to increase speed)