搜索资源列表
Verilog
- 简易环形FIFO的设计、简单异步串行通信接口设计等-verilog
fifo
- fifo 即实现数据的先进先出,是用verilog编写的 就撒开了几分-fifo hjahfjhsjeikkdnakfnakjfakjkf
pgm
- uart vhdl code contains all the neceesary things for a uart of speed 2 mbps and has a fifo of 64 KB
sdcard_mass_storage_controller_latest.tar
- 基于wishbone总线的SD Card IP Core,有Verilog和VHDL两种语言版本,包含了FIFO和DMA两种实现方式,是开源的IP Core-Based on the wishbone bus SD Card IP Core, there are two language versions of Verilog and VHDL, including the FIFO and DMA implemented in two ways, is open source IP Core
FIFO
- 速度高达130MHz 可实现高速数据采集 程序源码为Verilog-Speeds up to 130MHz for high-speed data acquisition program source code for the Verilog
TERASIC_AUDIO
- 友晶提供的Audio的IP核。这个IP核提供了Verilog的硬件部分源码和相应的HAL驱动程序。-Audio provided by Friends of Crystal' s IP core. The IP core provides a Verilog hardware part of the source and the corresponding HAL driver.
afifo
- verilog编写的异步FIFO代码,功能仿真时是正确的。-verilog code written in asynchronous FIFO, functional simulation is the right time.
sfifo
- verilog编写的同步FIFO,功能仿真完全正确,大家可以参考下。-verilog write synchronization FIFO, functional simulation completely correct, we can refer to the next.
FIFO
- FIFO的VERILOG代码编写 可综合的Verilog FIFO存储器-The VERILOG code FIFO write comprehensive Verilog FIFO memory
SC16C752B
- The SC16C752B is a dual Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFOs, automatic hardware/software flow control, and data rates up to 5 Mbit/s (3.3 V and 5 V). The SC16C752B offers enhanced features. It has a Transmission
Verilog_USB_OUT
- USB out,使用Verilog写的,包含完整工程、文档和USB芯片的固件-USB OUT, VERILOG, Including project、document,USB firmware
AsynFIFO
- Verilog 代码 异步FIFO,可综合,综合效率高,cumming的经典方法。-Verilog code for asynchronous FIFO, Cumming s the classic method.
fifo
- fifo designed by haneesh (me) in verilog-fifo designed by haneesh (me) in verilog
fifo
- 采用verilog HDL语言实现FIFO的功能,内涵测试程序,有较强的使用性能。-Using verilog HDL language to achieve FIFO functionality, meaning the test program, there is a strong performance.
FIFO
- 此程序为verilog语言,实现的功能为FIFO功能,包括三个部分,分别实现不同的功能。-This program is verilog language, functions as a FIFO function, consists of three parts, respectively, to achieve different functions.
FIFO
- verilog 实现FIFO存储功能,八位数据宽度,16数据深度。-verilog achieve FIFO memory functions, eight-bit data width, the depth of 16 data.
fifo
- 使用verilog实现FIFO,包含所有工程文件。-Verilog implementation using FIFO, includes all project files.
FIFO-Design
- FIFO(first in first out)-first in first out, using verilog
Verilog-FIFO
- 可综合的Verilog FIFO存储器,可以实现先如先出的设计-Synthesizable Verilog FIFO memory can be as-first-out design
USB_FPGA
- 基于Cyclone EP3C25的USB与CY60183传递数据的FIFO Verilog HDL源代码(FPGA端程序)-The program is a communication source code about USBCyclone EP3C25 transfering data via FIFO with CY60183 (only FPGA source code(verilog HDL) is included)