搜索资源列表
ethernet.tar
- 以太网10/100M IP核Verilog源码,可综合。-IP Ethernet 10/100 nuclear Verilog source can be integrated.
MC8051 IP Core
- 8051的IP软核,使用硬件描述语言编写,可以下载到FPGA/CPLD中作为片上系统的处理器-8051 IP soft-core, the use of hardware descr iption language can be downloaded to the FPGA / CPLD as a system-on-chip processor
I2C_IPcore_VHDL
- 这是一个I2C串行数据通信协议以VHDL硬件描述语言实现的IP核,可直接编译运行-I2C serial data communication protocol to VHDL hardware descr iption language of the IP core can be directly translated Operation
aes_core
- AES高级加密算法的verilog语言实现。同时附有AES协议的pdf文档,和此代码的测试程序,可作为一个IP核直接使用,可减少开发人员的设计时间。-AES Advanced Encryption Algorithm Verilog language. While the agreement with AES pdf documents, and that this code of the test procedure can be used as an IP core direct use,
USB2.0_rtl_ipcore_verilog
- 经过门级网单验证的USB2.0 IP核 RTL代码-net after gate-level verification of USB IP Core RTL code
jiyuVHDLdeIPheyanzheng
- 摘要 探讨了IP 核的验证与测试的方法及其和 VHDL语言在 IC 设计中的应用 并给出了其在RISC8 框架 CPU 核中的下载实例.-Abstract IP nuclear testing and certification of the method and its VHDL and in IC Design and Application given its RISC8 framework in the CPU core downloaded example.
ref-ualaw
- A率/u率 压缩与解压缩的IP核,。 # 由AHDL语言写成,可在MaxplusII和QuartusII中使用,源代码加密。-A rate / u rate compression and decompression of the IP core,. By AHDL # languages, and the Quartus II MaxplusII use, the source code encryption.
200512251221612004
- 本文件是altera公司fpga的ip核,从国外网站下载的免费源码。-ALTERA This document is the company they simply ip nuclear, downloaded from the web free source.
2005122512232492458
- 本文件是关于vhdl语言的网上最近的免费ip核文件。-VHDL language on the Internet free ip recent nuclear documents.
AUDIO_DAC
- 一个关于声音处理的Verilog语言编写的解码芯片,可以用于FPGA处理芯片的IP核,欢迎大家来用。-a voice on the Verilog language decoder chip, FPGA can be used to handle IP core chips, all are welcome to use.
ata_ip
- ATA接口的IP核,经过量产的验证,已经在quartus5.1下编译通过了.-ATA interface IP core, after volume production test in quartus5.1 compiler passed.
wb_dma.tar
- DMA的控制器的IP核,和ATA控制器配合,可以实现DMA方式高速传输数据.-DMA controller IP core, and ATA controller tie, DMA can achieve high-speed transmission of data.
user_logic_VGA_Controller
- user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller IP核了,很方便使用。-user_logic_VGA_Controller. suitable for Dictyophora development board, this folder on the project directory, it can be added directly SOPC Lane VGA_Controller
DE2_i2sound
- DE2_i2sound.rar,大家快来下啊,做好了的IP核-DE2_i2sound.rar, everyone is breaking under ah, do a good job of the IP Core
DE2_Top
- DE2_Top.rar,做好了的IP核,大家开来下啊!-DE2_Top.rar, do a good job of the IP core, open to everyone under ah!
DE2_NET
- DE2_Top.rar,做好了的IP核,大家开来下啊!-DE2_Top.rar, do a good job of the IP core, open to everyone under ah!
USB2.0IP_core_Verilog
- 完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档、仿真文件-complete with verilog language development USB2.0 IP source code, including documentation, Simulation documents
FFT_IP
- Xilinx FPGA 的IP核,实现FFT功能的-Xilinx FPGA IP core, FFT function
mc8051_vhdl
- mcs51的vhdl IP核,是每个学习FPGA的必经之路,希望一起探讨-mcs51 the vhdl IP core, each is a must to learn FPGA, hoping to explore together
8051inVHDL
- 8051的VHDL IP核,很不错的东西-8051 VHDL IP core, a very good thing