CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 搜索资源 - aes algorithm vhdl code

搜索资源列表

  1. aes

    0下载:
  2. aes的加密解密算法的源代码以及测试源代码和仿真结果图-aes encryption decryption algorithm source code and test source code and simulation results map
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-11
    • 文件大小:2973369
    • 提供者:cong
  1. aescore

    1下载:
  2. 基于FPGA的AES算法实现的VERILOG源代码,对于信息安全专业研究AES算法的硬件实现很有用-FPGA-based AES algorithm implementation VERILOG source code, for the information security professional research of the hardware implementation of AES algorithm is useful
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:195647
    • 提供者:李华
  1. FPGA

    1下载:
  2. 此课件是基于FPGA的加密芯片设计实例,DES的FPGA实现,包括DES加密算法简述,DES的伪代码描述,设计流程,运算电路模型设计,算法程序设计 -The courseware is based on the FPGA chip design example of encryption, DES for FPGA implementation, including the DES encryption algorithm briefly, DES pseudo-code descr ipt
  3. 所属分类:Embeded-SCM Develop

    • 发布日期:2016-06-22
    • 文件大小:3852564
    • 提供者:betty
  1. AES

    0下载:
  2. This the source code of AES algorithm which is used in network security.-This is the source code of AES algorithm which is used in network security.
  3. 所属分类:Algorithm

    • 发布日期:2017-04-01
    • 文件大小:9732
    • 提供者:Krupesh
  1. systemcaes_latest.tar

    0下载:
  2. 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-03-28
    • 文件大小:84295
    • 提供者:lxc
  1. AES!

    0下载:
  2. AES algorithm very good code tested in xilinx ise tool
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:9057
    • 提供者:hr
  1. AES_enc_core_tb

    0下载:
  2. this code discribers testbench for aes algorithm. it is written by .vhdl
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:2364
    • 提供者:le
  1. new

    0下载:
  2. vhdl code aes algorithm newly modified
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-17
    • 文件大小:189120
    • 提供者:gopalakirshnan
  1. Coding Files

    0下载:
  2. We present an efficient hardware architecture design & implementation of Advanced Encryption Standard AES Rijndael cryptosystem. The AES algorithm defined by the National Institute of Standard and Technology NIST of United States has been widely
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2018-01-08
    • 文件大小:27648
    • 提供者:kutti
搜珍网 www.dssz.com