搜索资源列表
bch_matrix
- 根据任意的BCH码生成多项式计算改码的生成矩阵G以及校验矩阵H-calculates the G and H matrix from an arbitrary BCH generator polynomial
ECCcodedesign
- 通讯差错控制编码理论,分组码循环码BCH码设计理论指导-Communication error control coding theory, block code BCH cyclic code code design theory to guide
BCH3121_analysis
- 对(31,21)的BCH码编码、译码过程进行详细的分析,希望初学者有所帮助。-Descr iption of coding, decoding process of (31,21)BCH code in detail.I hope it would be helpful for beginners.
bch155
- 一种纠3错BCH译码器的FPGA设计文章基于一种较新颖的纠3错BcH码逐步译码算法和结构原型,提出了BCH 译码器的完整实用化结构,采用FPeA设计并实现了纠3错BCH(31,16)译码器。该译码 方案的特点是主体结构通用、资源占用少、运行速度高,非常适合于需要对传输帧的帧头实 施特殊保护的数据传输应用场合。 主题词壁垒旦堡璺塑三堡£里堡垒 O 引-Based on a noVel step.by—step decoding algorithm and its stnIctu
convencode2
- 卷积码(2,1,3)编码过程。代码清晰简单,对应人民邮电版《通信原理》中卷积码编码过程-Convolutional code (2,1,3) encoder. Code is clear and straightforward, Telecommunications for the corresponding version of " Communication Principle" in the process of convolutional coding
Chase
- 自己写的一个关于chase算的程序,能得到最后的译码结果。主要用于乘积码和广义LDPC的译码算法上,有较好的性能。-Write a program to calculate on the chase, will be the final decoding results. Mainly used for product codes and generalized LDPC decoding algorithm, there is better performance.
Full_parallel_architecture_for_turbo_decoding_of_
- A full-parallel architecture for turbo decoding, which achieves ultrahigh data rates when using product codes as error correcting codes, is proposed. This architecture is able to decode product codes using binary BCH or m-ary Reed-Solomon compo
RS_BCH
- 用matlab实现BCH和RS码的译码的仿真-Using matlab to achieve decoding BCH and RS Simulation
matlabfun
- 信源函数 randerr 产生比特误差样本 randint 产生均匀分布的随机整数矩阵 randsrc 根据给定的数字表产生随机矩阵 wgn 产生高斯白噪声 信号分析函数 biterr 计算比特误差数和比特误差率 eyediagram 绘制眼图 scatterplot 绘制分布图 symerr 计算符号误差数和符号误差率 信源编码 compand mu律/A律 压缩/扩张 dpcmdeco DPCM(差分脉冲编码调制)解码 dpcmen
bch_code
- bch编码 ,用来实现内存纠错。是现在的一种主流内存编解码方案-bch code used to implement memory error correction. Is now a mainstream memory encoding and decoding scheme
Security_code_BCH
- 关于qpsk调制的代码,详细描述和仿真了qpsk的调制过程和AWGN信道-About qpsk modulation code, a detailed descr iption and simulation of the qpsk modulation process and the AWGN channel
c8
- BCH codes ( information Theory)
bch3
- Encoder/decoder for binary BCH codes in C
BPSK_BCH[31--]
- comperision of many BCH[31 @] ECC in BPSK
new_BCHandRS
- 我好不容易找到的BCH编解码的FPGA的程序。欢迎大家使用- I found with great difficulty BCH arranges the decoding the FPGA procedure. Welcome everybody use
vhdlchufaqi
- 这是一个基于VHDL语言的bch除法器,其功能就是实现二进制除法,采用移位的方式进行-This is based on VHDL language bch divider, its function is to achieve binary division, the way by shift
brcm_nand_ecc
- BRCM 平台ECC算法(C语言),该算法可以产生3字节的ECC,每512字节一组-BRCM NAND Flesh Memory ECC Encoder (Hamming code and BCH codes)
luwen
- 信道编码仿真模型 汉明码 RS码 BCH码-Simulation model of channel coding
BCH-coding-
- PCH coding 编码仿真 , matlab 实现-PCH code simulation, matlab implementation
a-novel-method-for-h264-video-transmission-using-
- IEEE document of error correction technique by BCH codes