搜索资源列表
sin.tar
- 神奇的sin波生成verilog源码,非常简单的代码无需乘法即可生成sin,cos,值得搞算法的人借鉴-Magic sin wave generated Verilog source code, the code is very simple multiplication can be generated without sin, cos, worthy people from engaging in algorithm
custom_cordic
- verilog编程开发的cordic例程,计算SIN,COS功能与计算幅值角度功能可设定,运算宽度可设定,并有完善的TESTBENCH。-Verilog programming developed CORDIC routines to calculate SIN, COS function and calculating the amplitude of the perspective of function can be set, computing the width can be set,
madplay-0.16.1b
- 经典的C语言MP3编码解码实现,可以在linux/unix平台下编译运行. -Classic C language realize MP3 codec, you can linux/unix platform running under the compiler.
VGAcontrol
- VGA控制信号,可以用于显示器的输出控制,Verilog编写。-VGA control signal, can be used to display the output control, Verilog prepared.
ram_of_Fusion
- Fusion中的双口RAM编写,可以实现双向的调用。用Verilog编写。-Fusion in the preparation of dual-port RAM, you can realize a two-way call. Prepared using Verilog.
FIFO
- it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].you can use this code in any DSP project in which data entry is required.-it is a
Verilog_example_of_pulse_width_modulation
- 学习verilog的一些资料。是脉宽调制控制的题目,以及源码和仿真文件。感觉代码风格还不错,可以学习一下。-Verilog study some of the information. Pulse width modulation control are the subject, as well as the source code and simulation files. Feel good style of code, you can study about.
Music_LiangZhu
- FPGA音乐试验,语言:verilog HDL-A FPGA expperientation which can play music Liangzhu,language:verilog HDL
CCD_DRIVER
- verilog HDL语言,线性CCD1501D驱动程序,基于FPGA,其他线性传感器可参照修改。-verilog HDL language, linear CCD1501D driver, based on the FPGA, the other linear sensor can be modified by reference.
crc
- 这是CRC字符串校验的源码,可对字符串校验后输出校验码-This is the CRC checksum of the source string can be output after the string checksum validation code
ask10
- This a simple MIPS processor datapath written in VERILOG hardware language. You can see the signals when emulating in signalscan. Compile it with verilog in linux.-This is a simple MIPS processor datapath written in VERILOG hardware language. You can
FPGA-LCD1602
- 基于FPGA的LCD1602显示,可根据实际内容修改显示内容-FPGA-based LCD1602 display can be modified according to the actual contents of display content
FPGA-VGA-interface
- 基于FPGA的VGA接口显示程序,可显示三种彩色条纹-FPGA-based interface VGA display program can display the three color stripes
clock
- 用verilog实现的数字跑表,下载到FPGA开发板上验证通过。下载后从新分配引脚即可用。-Verilog implementation using digital stopwatch, download to FPGA development board to verify the adoption. After the download you can use the new distribution of pins.
EchoClear
- vc++源码,消除回声处理, 可用于音频处理; -vc++ source code, deal with the elimination of echo can be used for audio processing
key1
- 用verilog硬件描述语言写的一个LED的程序,可以用到各种模块中,实用性很强,欢迎大家下载使用。-Verilog hardware descr iption language used to write procedures for a LED can be used in a variety of modules are very practical, and welcome to download.
lai_PWM
- FPGA下PWM的Verilog 源码,含目标程序,可直接下载使用,可用在电机控制中-FPGA in Verilog source code under the PWM, including the target program, can be directly downloaded to use, can be used in motor control in
svc_timer33ms
- Verilog 下脉冲发生器的源代码,可用于模拟三相交流电过零点,主要用于调试一些类似SVC(无功补偿)控制器的一些算法-Pulse generator under the Verilog source code, can be used to simulate three-phase alternating current zero-crossing point, mainly for debugging similar SVC (reactive power compensation) co
i2c_slv_ctrl
- I2c总线 verilog实现,可用于quartus设计-Verilog bus I2c realized, can be used to design quartus
timeclock
- 基于verilog的时钟定时器的硬件实现,可以实现时钟定时报时功能-Based on the verilog hardware timer clock can be achieved from time to time time clock function