搜索资源列表
DDC
- 直接数字频率合成dds源码,cos三角函数生成代码,及测试代码,用于ddc前端测试的testbench。-direct digital frequency sysnthesis
alu
- ALU modeling verilog codes and testbench
fir
- 16阶FIR VHDL程序并附带testbench,并有简单流水线设计!-16 Tap FIR vhdl code with testbench and pipelining design
scrambleanddescrambler
- 适合802.11a的scrambler与descrambler的设计,适合OFDM系统设计的初学者,有testbench可供参考-The scrambler and descrambler for 802.11a design, OFDM system design for beginners, there are available for reference testbench
fifo
- 这个是我自己写的同步fifo ,供大家参考学习-this the syn-fifo,including testbench
i2c-IPcore
- i2c的完整可用的Verilog代码,包含testbench.-i2c complete Verilog code is available, including the testbench.
UART
- 用VHDL编写实现的UART控制器源码,自带testbench,解压后用ISE打开工程文件即可。-Prepared with the VHDL source code to achieve the UART controller, bring their own testbench, after decompression project file can be opened with the ISE.
USB
- 用VHDL编写实现的USB接口控制器源码,自带testbench,解压后用ISE打开工程文件即可。-Prepared with the VHDL source code to achieve the USB interface controller, bring their own testbench, after decompression project file can be opened with the ISE.
canbus
- 用verilog编写实现的CAN总线控制器源码,自带testbench,解压后用ISE打开工程文件即可。-Prepared with the verilog source code to achieve the CAN bus controller, bring their own testbench, after decompression project file can be opened with the ISE.
Chapter1-5
- 第一章到第五章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
sigmadelta_verilog_code
- sigma delta verilog code and testbench for you to do simulation
Chapter11-13
- 第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个
Kbtestbench
- VHDL编写的Keyboard control使用ps2 keboard来使fgpa的led上显示键盘的二进制代码,用4个7seg来显示0-9的数字,该程序包含testbench.-ps2 keyboard controller which could enable led on fgpa to show the binary code of each key on ps2 keyboard and another four 7segment will display the number fr
C8051_mega_core.tar
- 8051单片机软核,测试代码和仿真环境,可直接上fpga使用,是一个成熟的ip核。经本人仿真以及在fpga上测试,完全正常。-8051 soft ip core, testbench, simulation environment
dual_RAM
- vhdl语言编写的双口ram及testbench,模块可以在modelsim里进行时序和功能仿真。-vhdl language of the dual-port ram, and testbench, modules, conducted in the modelsim timing and functional simulation.
VHDL_huffman_decoder
- This is a Huffman decoder with dynamic Huffcode tables. A Testbench for a jpg file is include.
mem-ctrl-rtl
- 实现对ddr的控制,可以在fpga的仿真环境下跑程序,并有testbench可以参考-implement ddr control
cordic
- altera cordic ip core, 包含文档,完整设计,以及测试向量-altera coedic ip core, including the document, whole design, and the testbench.
multiplier8x8
- 8位定点乘法器,支持有符号数/无符号数运算。采用4-2压缩树结构,并提供testbench。-It is an 8-bit fixed-point multiplier, supporting signed/unsigned operations. Wallance tree structure with 4-2 compression. Provides testbench.
new_fifo
- 最新的testbench of FIFO ,使用Vmm,VCS,可以大致了解一下VMM的体系-the new fifo VMM testbench