搜索资源列表
uart
- 用FPGA实现uart的verilog源码,包含standard framing error, parity control and overrun detection.-The UART design was designed from a standard uart function with a read/write microprocessor interface. It includes standard framing error, parity control and ove
uart
- 使用VERILOG实现自己定以的UART算法,只要自己看懂了,再修给下下就可以使用了-VERILOG use to achieve their own set of UART algorithm, as long as my understood, and then repair to the next can be used under
RD1011_rev01.2
- 采用VHDL实现的UART硬件模块,该模块包括了modem的硬件实现,已经仿真测试代码,顶层模块可以采用VHDL或verilog实现,便于嵌入到自己的设计之中。文档中附有详细的使用说明和注释。-Achieved using VHDL hardware UART module, the module includes the hardware modem has simulation test code modules can be used top-level VHDL or verilog t
uart
- 本程序的功能是实现串口通信,采用232传输协议,编码方式为8B/10B转换,即一位起始位,8位数据位,一位停止位,在actel Fusion系列开发板上得到验证,具有很强的通用性。本程序的编程语言为Verilog.-This procedure is to achieve the functions of serial communication, the transfer protocol is 232.The encoding protocol is 8B/10B , that is, a
uart
- i like verilog VHDL and system Verilog
cp_uart_6
- 用CPLD驱动UART转USB芯片CP2102的verilog代码,与PC通信 包括CP2102的配置 驱动等-Using CPLD to drive the USB-UART CP2102 interface. verilog code, then communicate with PC, including the configuration and drivers, etc.
MCU_FPGA_Interface
- msp430单片机用IO口模拟总线时序,与FPGA进行交互的程序,附源代码,verilog,有简单文档。-msp430 I single-chip analog IO bus with timing, with the FPGA interactive process, with the source code, verilog, a simple document.
uart_tx_rx
- 该工程用verilog编写,已通过串口调试助手调试通过,接收模块采用8倍波特率采样数据,有较好的滤波功能,在PC上完成自发自收功能。-Verilog prepared by the project, has passed through the serial debug debugging assistant, receiving 8 times the baud rate module sampling data, a better filtering in the PC to complet
S7_PS2_RS232
- 利用cpld作为cpu控制器将ps2中取得按键值通过串口传送给pc机-cpld verilog ps2 UART
xapp345_verilog
- IrDA & UART Design (Verilog)
i2c_AT24C04_Verilog
- 用Verilog HDL语言编写的AT24C04程序,并用数码管显示,已经过测试,很好用-With the Verilog HDL language of the AT24C04 procedures and use digital tube display, has been tested, very good to use--
uart_0910
- uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of fr
URAT_VHDL_CODE
- altera公司的fpga源代码,用VHDL编写的uart程序。-altera' s fpga source code, uart program written using VHDL.
edaok_UART_FPGA
- 用FPGA实现UART的串口通信,可以设置数据位,校验位,奇偶校验等-With the FPGA to achieve UART serial communication, you can set the data bits, parity bit, parity, etc.
pgm
- uart vhdl code contains all the neceesary things for a uart of speed 2 mbps and has a fifo of 64 KB
uart
- the uart model is used to design the synthies and beherival model in verilog fpga
x3cs400_uart
- 基于X3cS400的串口通讯程序,开发环境ISE7.0,使用verilog编写。可以使用串口调试助手在pc机上查看字符。-UART communication program based on X3CS400 FPGA, develop enviroment: ISE7.0,completed by verilog。 The result could be seen on the Uart debug assitant.
uart
- 采用verilog语言描述的uart串口驱动程序主要用于调试-Using verilog language to describe the uart serial port driver is mainly used for debugging
RS422_receiver
- UART--异步串行通讯 接收逻辑 (Verilog)16倍时钟接收-verilog--A UART Receiver 16 clock
uart.v.tar
- uart Universal asyncronous receiver and transmitter verilog code