搜索资源列表
44vhdl
- 44个vhdl实例 注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化-44 VHDL examples Note 1 : Includes an integrated statement, the initiative to revise Note 2 : Some PLD only allows I / O exte
cpldrealizing-DUALportRAM-vhdl
- 双端口RAM 实现对于RAM的同时读写操作-dualport ram with the VHDL to realize read or write the ram at the same time
CPU-with-VHDL-16-32
- 在quartus中运行的32位指令集的16位CPU程序，模块化设计，包括MBR, BR, MR, ACC, MAR, PC, IR, CU, ROM, RAM, ALU等模块-In the the quartus run 32 16-bit CPU instruction set procedures, modular design, including the MBR, BR, MR, the ACC, the MAR, the PC, the IR CU, the ROM, RAM, ALU
ram
- SRAM 静态存储器 vhdl代码 计算机组成原理-SRAM is a memory
ram_controller-vhdl-code
- 存储器接口vhdl代码 包括ram flash -ram controller vhdl
RAM_BLOCK
- Ram block code in Verilog
DUAL-PORT-RAM
- vhdl使用双口RAM，工程编译通过。编译工具QUARTUS 9.0。-vhdl using the dual-port RAM, compiled by engineering.
vhdl-Language-routine-highlights
- 工程中常用的VHDL控制模块，包括三态门，SDRAM，FIFO，PLL，RAM，FIlter等模块，非常实用的工程代码-Control module of VHDL is commonly used in engineering, including the tri-state gate, SDRAM, FIFO, PLL, RAM, FIlter module, very practical engineering code
VHDL-memory
- 存储器的VHDL描述，包括ROM,RAM,FIFO,stack等多种类型-design of memory by VHDL
ram
- vhdl实现简单寄存器，没有那么复杂，上vhdl课编出来的，对学生比较好理解。-vhdl simple register
ReadWrite-RAM-VHDL-source-code
- This page of VHDL source code covers read RAM and write to RAM vhdl code. RAM stands for Random Access memory.It is a form of data storage for various applications. 1K refers 10 lines used for Address bus (as 2^10=1024) 8 refers Data Bus
ram
- vhdl code for simple ram block
ram
- This file is about create memory in ISE by VHDL language.
ram
- 基于VHDL的教学实验机ram芯片连续读写-RAM chip based on VHDL continuous read and write
ram2114
- 一个简单的2114存储器，哈工大计算机组成原理(intel 2114 ram, from hit computer)
75_RAM
- fpga中对RAM的VHDL程序，非常之实用(FPGA in the RAM VHDL procedures, very practical)
vhdl_ram
- Fast generic RAM model
Block_RAM
- ditributed ram in fpga and block ram in fpga
a simple 4_4 RAM module
- a simple 4*4 RAM module implementing in vhdl
vhdl实现异步fifo
- 使用vhdl实现异步fifo功能，不占用ram资源，仅占用少量LE资源，且读写计数进行了格雷码转换，使用安全