搜索资源列表
fifo
- fifo 的vhdl源程序,容量为1024*8的fifo程序代码-fifo the vhdl source code,Capacity of 1024* the fifo code 8
fifo.vhd
- This a FIFO in VHDL Code-This is a FIFO in VHDL Code
fifo
- 格雷码对地址编码的异步FIFO的实现方法-Gray code encoding to address the realization of the asynchronous FIFO method
FIFO-UART
- 基于ARM7-LM3S1138的FIFO方式的UART数据传输代码-ARM7-LM3S1138 based on the FIFO mode of UART data transmission code
FIFO
- 完整的FIFO完整源代码,通过仿真 完整的FIFO完整源代码,通过仿真 -Complete FIFO full source code, through the simulation of the complete FIFO full source code, through the simulation of
fifo
- 同步FIFO 创建一个256x8大小的同步FIFO,并通过串口发送数据初始化FIFO,FPGA内部读取FIFO的数据通过窗口发送到PC-FIFO
fifo
- 用FPGA做的fifo,源码,调试通过,有工程和波形文件-FPGA to do with the fifo, source code, debugging through, there are engineering and waveform file
fifo
- 使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上实现先进先出的队列。-The use of Altera' s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 Development Board to achieve FIFO queue.
fifo
- fifo使用手册,对于用IP core使用非常方便-fifo manual, for use with the IP core is very convenient
fifo
- 这个是我自己写的同步fifo ,供大家参考学习-this the syn-fifo,including testbench
FIFO.tar
- FIFO design VHDL/Verilog design
FIFO
- 先入先出FIFO,用QUARTUS进行仿真-FIFO FIFO, the simulation with QUARTUS
syn-fifo-verilog
- 用verilog语言写的同步FIFO设计源代码。-The source codes for syn-fifo using verilog language.
Async-fifo
- Asynchronous Fifo tested and aproved.
fifo
- 很多关于FIFO的文章其实讨论的都是空/满标志的不同算法问题。 在Vijay A. Nebhrajani的《异步FIFO结构》一文中,作者提出了两个关于FIFO空/满标志的算法。 -FIFO FULL/EMPTY Arithmetic
FIFO
- 该FIFO应当提供用户读使能和写使能输入控制信号,并输出指示FIFO状态的非空和非满信号,FIFO的输入、输出数据使各自的数据总线:in_data和out_data。-The FIFO should be provided to enable users to read and write enable input control signal, and outputs instructions FIFO status signals of non-empty and non-full, FIF
fifo
- fifo的代码,经过测试可以使用,很有用处,可以放心使用-a fifo module,the code has been tested and it is usefull
FIFO
- 设计了一个具有双时钟信号,双复位信号的FIFO,用于FPGA中的数据缓冲,RAM的定义是参数型,可以根据自己的需求,修改此参数,完成RAM的容量扩展。程序中有详细的说明-Designed a dual-clock signal, double reset signal FIFO, for the FPGA in the data buffer, RAM is defined as parameter type, according to their needs, and modify this
FIFO
- vhdl code for FIFO memory with controler
fifo
- fifo用Verilog hdl的实现,这是一个比较常用的源码,文档中有很详细的注释,初学者应该可以看懂。-implementation using Verilog hdl usb, this is a common source, the document had a very detailed notes, beginners should understand.