搜索资源列表
DC_FIFO
- DC_FIFO 是异步fifo
fifo
- FIFO 是一种先进先出数据缓存器,这是一个同步FIFO的VHDL源程序,将FIFO分成几个模块进行设计,最后用顶层文件进行模块化设计。-FIFO is a FIFO buffer, which is a synchronous FIFO in VHDL source code, will be divided into several modules FIFO design, top-level files Finally, the modular design.
fifo_32_4321.rar
- 用verilog写的输出数据宽度可变的FIFO,输入数据为32-bit,输出数据可以配置为4-1任意bit。有设计文件和testbench,Use verilog to write a variable width of the output data FIFO, input data for the 32-bit, output data can be configured as 4-1 arbitrary bit. There are design files and testbench
FIFO64
- FIFO级联,利用verilog语言实现Xilinx FIFO18单元的多个级联,增大FIFO深度。-FIFO cascade, using Verilog Xilinx FIFO18 language to achieve a number of cascade units, increasing the FIFO depth.
FIFO_8_8
- FIFO先进先出队列,一种缓存、或一种管道、设备、接口(Verilog HDL程序,内附说明)-FIFO FIFO queue, a cache, or a pipeline, equipment, Interface (Verilog HDL program, containing a note)
FX2_Slave_FIFO
- cy68013的从FIFO方式的通信源代码-cy68013 from the FIFO mode of communication source code
FIFO-verilog
- 两种异步FIFO设计以及源代码(Verilog)-Two asynchronous FIFO design and source code (Verilog)
OV7670
- STM32 驱动 OV7670 摄像头 FIFO
mem_ctrl_latest.tar
- 存储器控制FPGA程序,包括ram,fifo,sdram,flash等。-FPGA memory control processes, including ram, fifo, sdram, flash and so on.
pingpang
- FIFO读写,用使用状态机完成两片FIFO读写,乒乓操作。-FIFO read and write, using the state machine complete with two FIFO read and write, ping-pong operation.
uart_fifo
- avr单片机串口先进先出实例程序,这是个人在实际项目中应用的一个例子,还有是定时器的使用方法-Examples of single-chip FIFO serial avr procedures, which are individual projects in the actual application of an example are also the use of timer
Verilog
- 异步fifo的经典写法,使用verilog语言编写的。-Asynchronous fifo' s classic formulation, using verilog language.
uart_EP3C16_FIFO
- Verilog编写的串口RS232收发字符串程序,使用FIFO作为数据缓冲区,有效收发字符串长度为256字节,解决了利用串口调试工具与FPGA通讯只能收发单字节的问题.-Programs for uart/RS232, it can receive and transmit strings.
CY7C68013FPGA
- USB控制芯片cy7c68013与FPGA通过slave fifo方式通信,块传输数据-USB controller chip and FPGA cy7c68013 way communication through the slave fifo, block data transfer
DSP_2812_SCI_232
- DSP2812串口通信编程,利用FIFO中断接收数据以及利用查询方式发送数据-TMS320F2812SCI code
altera_fifo
- altera 公司的 FIFO 文档,这是设计同步或异步FIFO的重要文档-altera s FIFO document
USB_Interface
- verilog USB USB的slave fifo的控制-verilog USB
fifo的vhdl原代码
- 本文为verilog的源代码-In this paper, the source code for Verilog
FIFO_Design
- 一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码-Gray-code based on the Asynchronous FIFO Design and Implementation
FPGA_FIFO
- 使用Verilog编写的同步FIFO,可通过设置程序中的DEPTH设置FIFO的深度,FIFO_WRITE_CLOCK上升沿向FIFO中写入数据, FIFO_READ_CLOCK上升沿读取数据。本程序对FIFO上层操作简单实用。-Prepared by the use of Verilog synchronous FIFO, through the setup program in the FIFO depth DEPTH settings, FIFO_WRITE_CLOCK rising