搜索资源列表
fir
- Verilog 程序, 实现4阶 fir-filter滤波器。
FIRde-verilog-shixian
- 有符号DA算法的FIR滤波器的Verilog实现-A symbol of the algorithm of DA FIR filters Verilog realized
fir_lms
- 一个不错的关于lms算法的verilog代码,算然只有两级,但是对了解lms用HDL描述有很好的理解作用。希望对大家有用~-A good lms algorithm on the verilog code, development environment, I can not find, even if the vhdl it! We hope to be useful
LMS_filter
- verilog HDL 写的LMS滤波器-LMS filter using verilog HDL language
verilog.DA.FIR..
- 用verilog写的16阶串行DA算法FIR滤波器-Verilog written by 16-order FIR filter serial DA algorithm
fir
- 使用verilog语言实现的fir滤波器,使用了内部的触发器资源,优化。-Verilog language used to achieve the fir filter, the use of internal resources of the flip-flop, and optimize.
fir
- 16阶FIR VHDL程序并附带testbench,并有简单流水线设计!-16 Tap FIR vhdl code with testbench and pipelining design
Xilinx-FIR
- 基于Xilinx FPGA实现的系数可装载数字滤波器源代码-Configurable Digital Filter Based on FPGA (using Verilog under Matlab 2008a)
cic_intp_64_four
- 4阶CIC内插滤波器,内插系数64,Verilog版本,数字下变频-4-order interpolating CIC filter interpolation factor of 64, Verilog version of the digital down-conversion
fir_dec3
- FIR抽取滤波器,抽取系数3,Verilog版本,数字下变频-FIR decimation filter, extraction coefficient of 3, Verilog version of the digital down-conversion
FIR64tap
- 使用verilog语言实现64阶FIR,调试可以通过-64 taps FIR with verilog
FIR
- 实现FIR滤波,利用Verilog语言对其进行了设计 -FIR filter implementation using Verilog language design was carried out
VerilogFIR
- low pass FIR filter programmed by Verilog, you can change the coefficients in the program to achieve different response
dilbalu_fir7
- basic fir filtering in verilog fpga in vhdl
fir filter design
- FIR FILTER DESIGN IN VERILOG ON FPGA
fir
- 基于verilog的 FIR低通滤波器的实现(Implementation of FIR low pass filter based on Verilog)
数字信号处理的FPGA实现-第三版-verilog源程序
- 数字信号处理的FPGA实现, 包括了FPGA基础知识,浮点运算,信号处理的FIR FFT等,附录包含源代码(Digital signal processing FPGA implementation, including the basic knowledge of FPGA, floating point operations, signal processing FIR, FFT, etc., the appendix contains the source code)
FIR
- FIR filter in verilog for xilinx ise design suit
Verilog的135个经典设计实例
- Verilog的135个经典设计实例,部分摘录如下:【例 9.23】可变模加法/减法计数器【例 11.7】自动售饮料机【例 11.6】“梁祝”乐曲演奏电路【例 11.5】交通灯控制器【例 11.2】4 位数字频率计控制模块【例 11.1】数字跑表【例 9.26】256×16 RAM 块【例 9.27】4 位串并转换器【例 11.8】多功能数字钟【例 11.9】电话计费器程序【例 12.13】CRC 编码【例 12.12】(7,4)循环码纠错译码器【例 12.10】(7,4)线性分组码译码器【例
fir滤波器
- FIR滤波器,verilog编写,可以正常使用(FIR filter, written by verilog, can be used normally, very good)