搜索资源列表
ourdev_573514
- 高通滤波器的verilog实现,对初学者设计FIR有好处,分布式算法-Verilog implementation of high-pass filter, FIR design is good for beginners, distributed algorithm
fir_lms
- 基于FPGA的自适应滤波器的实现。采用Verilog编程,2阶滤波器。-FPGA-based realization of the adaptive filter. Using Verilog programming, 2-order filter.
fir_parall
- 基于verilog的fir滤波器设计,用的并行结构。在前面基础上加入四级流水(加法器,并行乘法器,乘法结果相加两级),通过验证。-Verilog-based design of fir filter using the parallel architecture. In front of the basis of adding four water (adder, parallel multiplier, multiply the result of the sum of two), throu
fir
- 利用Verilog语言编写的FPGA作为数字fir滤波器的程序,在编译器中调试通过,可以作为模块调用。-the model of fir digital cr which is written of verilog language.
fir_liujiao
- 利用verilog语言设计实现8路FIR滤波-Using verilog Language Design and Implementation of 8-channel FIR filter
verilogFIR
- 基于verilog的FIR滤波器程序设计(调试过的)-verilog
dspddc_R12p1
- 基于DSPbuilder搭建的DDC,里面包括CIC滤波器,FIR低通滤波器,HB半带滤波器,NCO等,实现了GC5016芯片的功能-DSPbuilder erected based on DDC, which include the CIC filter, FIR low-pass filter, HB half-band filter, NCO, etc. to achieve the function of the GC5016 chip
11FIRfliter
- 11阶FIR滤波器和(7,4)编码器的Verilog语言,高手的作品,放心下-11-order FIR filter, and (7,4) encoder of the Verilog language, master' s works, rest assured that the next
11orderFIR
- 11阶FIR数字滤波器,Verilog版本,数字下变频,适合初学-11-order FIR digital filter, Verilog version of the digital down conversion, suitable for beginners
fir
- 用verilog编写的fir滤波器程序,可实现fir的硬件综合-Fir filters using verilog written procedures
fir_PGA
- 一种基于verilog的fir滤波源码,并带matlab仿真源程序。-Based on the fir filter verilog source code and source code with matlab simulation.
FIR_matlab_verilog
- matlab 仿真低通滤波器,然后用verilog硬件实现-using matlab to simulate a fir lowpass, then using verilog to implement it.
FIR_chanbing
- FIR滤波器的verilog HDL语言编写的,希望对大家有用-FIR filter verilog HDL languages, we hope to be useful
fir
- FIR滤波器,使用Verilog硬件描述语言进行编程-FIR filter, using the Verilog hardware descr iption language programming
FIR_Filter
- verilog的32阶FIR低通滤波器描述-verilog 32-order FIR low-pass filter described
fir_lms
- finite impulse response LMS algorithm verilog code
Digital-Signal-Processing-with-FPGA
- FPGA结合DSP设计,如FIR、IIR滤波器,CORDIC算法,多重采样率信号处理,FFT,有对应的VHDL/Verilog 代码code-FPGA Combines with DSP, FIR 、IIR Digital Filters,CORDIC,FFT,Adaptive Filters,VHDL/Verilog code
fir-filter
- fft的vhdl实现源代码,具体的有心情有兴趣的可以自己下载下来看下,因为我也是在入门中不懂。-fft verilog HDL
DA_FIR_VERILOG
- 基于DA算法的FIR滤波器的verilog实现-DA-based FIR filter algorithm to achieve the verilog
fir-filter
- 11阶fir数字滤波器的verilog程序设计,线性相位,系数量化处理-11 order of fir digital filter verilog programming, linear phase, the coefficient quantization