搜索资源列表
C51控制SRAM
- 本源码是模拟软核51利用I2c控制SRAM进行读写控制的程序
CPLD 與 61LV256 SRAM 驱动 TFT
- CPLD 與 61LV256 SRAM 驱动 4.3 吋的 TFT,附 Verilog 語言範例.
wince下的sram驱动程序
- wince下的sram驱动程序
sram读模块基于FPGA的实现
- sram读模块基于FPGA的实现 verilog源代码,sram
SRAM.rar
- 瑞芯科技EFX400SL开发板上使用SRAM的工程源码,Rockchip EFX400SL the development of science and technology the use of SRAM on-board source of project
SRAM+LCD.rar
- AT89C58单片机 外部SRAM测试+LCD显示 C语言,AT89C58 single-chip external SRAM test+ LCD display C language
SRAM.rar
- SRAM读写程序，驱动外围静态存储器读写程序，,SRAM read and write programs, drivers external SRAM read and write procedures
SRAM
- 使用方法： SRAM编程,拷贝到硬盘，用ISE打开工程文件即可-Usage: SRAM programming, copied to the hard drive, open the project file with ISE can
use-CPLD-SRAM--driving-TFT-lcd
- 用CPLD+SRAM驱动数字TFT屏的例子，希望对大家有所帮助-With CPLD+ SRAM drive digital TFT screen example, we want to help
sram
- SRAM控制器，含整个工程 vSRAM控制器，含整个工程 SRAM控制器，含整个工程-SRAM SRAMSRAMSRAMSRAMSRAMSRAMSRAMSRAM
Verilog-SRAM
- 用verilog hdl语言编写的fpga与片外sram 的读写控制-With the verilog hdl language fpga sram chip with read and write control
sram
- 用FPGA 控制sram读写程序的小程序，-fpga control precedure
SRAM
- F020集成以太网接口核心模块SRAM例程源代码-F020 integrated Ethernet interface module SRAM core routine source code
sram
- 2407外扩SRAM的读写程序，通过对相应单元进行读写测试器件-2407 outside the extended SRAM process of reading and writing, through reading and writing the corresponding unit test device
sram
- SRAM implementation source code in VHDL
sram
- STC51单片机128K sram读写实验的C语言程序，串口调试助手显示。-STC51 MCU 128K sram experimental C-language program to read and write, serial debugging assistant display.
sram
- 基于FPGA的SRAM控制程序，里面附加了在线逻辑分析功能的程序，调试时相当的方便-SRAM-based FPGA-control program, which added an online feature of the program logic analysis, debugging very convenient when
SRAM
- 有关SRAM的设计资料，非常值得看看！ -有关SRAM的设计资料，非常值得看看！有关SRAM的设计资料，非常值得看看！
SRAM
- SRAM源代码，VHDL语言编写，载入可编译，需要的-SRAM source code, VHDL language, incorporated in the compiler, we need to see
sram
- 数据存储和读取电路以一个双端口SRAM为中心，用二进制计数器产生存取地址、以十进制计数器产生欲存储的数据，读出的数据经过LED七段译码，送LED数码管显示-Data storage and reading circuit in a dual-port SRAM as the central access address generated using a binary counter to generate For decimal counter data stored, read out th