搜索资源列表
-
2下载：
verilog实现的基带信号编码，整个系统分为六个模块，分别为：时钟模块,待发射模块,卷积模块,扩频模块,极性变换和内插模块,成型滤波器,verilog implementation baseband signal coding, the entire system is divided into six modules, namely: the clock module, to be launched modules, convolution module, spread spectrum m
-
-
0下载：
维特比译码，卷积编码，verilog编写，2,1,2编码-Victor than decoding, convolution code, verilog write, 2,1,2 coding
-
-
0下载：
一种基于adi blackfin dsp的卷积编码程序源码，，包含多种通信系统中的卷积编码源代码 可直接使用。 已通过测试。
-Based on adi blackfin dsp convolution encoded program source code contains the source code of convolutional coding in a variety of communication systems can be used directly. Has been
-
-
0下载：
用verilog写的卷积码的编码程序以及viterbi译码程序-Use verilog write convolution code coding procedures and viterbi decoding program
-
-
0下载：
关于MATLAB语言的卷积码的编码与维特比译码-About convolution coding MATLAB language code and Viterbi decoding
-
-
0下载：
这是用ISE编写的verilog语言1/2码率的卷积编码的代码-It is written in verilog language ISE convolution coding rate 1/2 code
-
-
0下载：
卷积码编译码（3，1，3）的编码verilogHDL程序-Convolution code codec (3,1,3) coding verilog HDL program
-
