搜索资源列表
Board.ALtera FPGA Cyclone III开发电路图
- ALtera FPGA Cyclone III开发电路图，对初学者设计此类FPGA有重要参考价值,ALtera FPGA Cyclone III development of schematics, such FPGA design for beginners have important reference value
FPGAAD9280LED.rar
- 用FPGA cyclone控制AD9280后，将结果用LED的明暗来表示，8位数据分两次显示。,AD9280 control using FPGAcyclone will be the result of the use of LED lighting to show that, in two 8-bit data display.
cyclone
- cyclone FPGA 开发板的资料，附带ORCAD原理图，allegro板子文件-cyclone FPGA development board information, with ORCAD schematic, allegro board file
FPGA_Clk
- 基于Cyclone EP1C6240C8 FPGA的时钟产生模块。主要用于为FPGA系统其他模块产生时钟信号。采用verilog编写。 使用计时器的方式产生时钟波形。 提供对于FPGA时钟的偶数分频、奇数分频、始终脉冲宽度等功能。-Based on Cyclone EP1C6240C8 FPGA' s clock generator module. Is mainly used for the FPGA system clock signal generated in other
DE2_TV_New_v1
- build a tv box on fpga cyclone 2
CYCLONEIIEP2C35
- DE2开发板的原理图，TERASIC CYCLONE II EP2C35 Development & Education BOARD-DE2 development board schematics, TERASIC CYCLONE II EP2C35 Development & Education BOARD
CycloneDeviceHandbookVolume
- 这是一个关于FPGA cyclone 的数据手册。-This is a FPGA cyclone on the data sheet.
niosII_eval_schematic
- Cyclone III 系统板 EP3C25原理图及PCB-Cyclone III EP3C25 system board schematics and PCB
CyclonePLL
- Cyclone™ FPGA具有锁相环（PLL）和全局时钟网络，提供完整的时钟管理方案。Cyclone PLL具有时钟倍频和分频、相位偏移、可编程占空比和外部时钟输出，进行系统级的时钟管理和偏移控制。Altera® Quartus® II软件无需任何外部器件，就可以启用Cyclone PLL和相关功能。本文将介绍如何设计和使用Cyclone PLL功能。 PLL常用于同步内部器件时钟和外部时钟，使内部工作的时钟频率比外部时钟更高，时钟延迟和时钟偏移最小，减小或调整时钟
nios_ram
- nios 中读写sdram的程序，适用于epc2 cyclone二代FPGA板子-Nios SDRAM read and write the procedures applicable to epc2 cyclone II FPGA board
EP3C25
- Cyclone® III EP3C25的资料-Cyclone 庐 III EP3C25 information
ALTERA
- 5款ALTERA FPGA开发板原理图合集。包括EP1C6Q240C6开发板原理图、Cyclone II EP2C20 原理图。希望对大家有用-5 ALTERA FPGA development board schematic diagram collection. Including EP1C6Q240C6 development board schematics, Cyclone II EP2C20 Schematic. I hope all of you a useful
fpga_sram
- Altera cyclone ep1c6对sram idt71系列的读写时序控制-Altera cyclone ep1c6 of sram idt71 series of read and write timing control
cyclone-2.1.tar
- 超强国际象棋引擎，编码非常规范。便于分析和使用-Super chess engine, very norms coding. Facilitate the analysis and use of
cyc2_cmon_080805
- Verilog 8051 IP Core for Cyclone -Verilog 8051 IP Core for Cyclone II
EP2C5
- Altera FPGA Cyclone II EP2C5 最小系统 开发板-the minimum system of Altera FPGA EP2C5 and or EP2C8
hex2rom_0241_Win32
- This SPI-mode SD Card controller is a free SOPC Builder component that can be used in any SOPC Builder system. The included example design runs on the Nios II Embedded Evaluation Kit, Cyclone III edition (NEEK).-This SPI-mode SD Card controller is a
FPGACycloneIIEP2C5EP2C8pingluji
- 基FPGA Cyclone II_EP2C5 EP2C8的频率计-epga cycklone
AlteraCycloneIIFPGAStarterBoard
- Altera Cyclone II FPGA Starter Board原理图-Altera Cyclone II FPGA Starter Board Schematic
Cyclone-FPGA-Family-Data-Sheet
- Cyclone FPGA Family 数据手册。讲述altera公司的FPGA的相关器件。主要用于选型。-Cyclone FPGA Family Data Sheet. Altera about the company' s FPGA-related devices. Mainly used for selection.