This project was undertaken to produce a low power FIR filter for inclusion in a VHDL target library. The design was completed using OrCAD s Capture CIS, from this the VHDL code has been extracted. This method has allowed complete testing of the syst

Good tutorial in Orcad Capture and Orcad PCB designer including creation of full adder step by step.