搜索资源列表
A01
- 利用XC9572-TQFP100(Xilinx CPLD)制作的多功能CPLD/FPGA的ISP下载线源代码及线路图。可用来烧录Xilinx,Lattice,Altera等厂家的CPLD/FPGA.-Using XC9572-TQFP100 (Xilinx CPLD) produced by multi-CPLD/FPGA download cable ISP in the source code and circuit diagram. Burning can be used to Xilin
Multi_Debug_Card
- 利用Xilinx XC2C128(Xilinx CPLD)制做的台式电脑的Debug卡及原理图,对于不开机的主板,能侦测出CPU到北桥之间具体那根信号线空焊,用于快速维修不开机之主板。-The use of Xilinx XC2C128 (Xilinx CPLD) desktop computer system to do the Debug Card and schematic diagram for the motherboard does not boot, can detect the
guard_against_theft
- 利用XC9572-PQ44(Xilinx CPLD)制作的一款家用防盗报警器的Verilog源代码及原理图,当房门打开后,15秒内若没有按下Key1,则会自动拨打设定手机号(当然,要另连接一台手机)-Using XC9572-PQ44 (Xilinx CPLD) produced by a home burglar alarm of the Verilog source code and the schematic diagram, when the door opened, within 15
kp_uart
- This UART and LCD interface C code Tested on Sparton 3 xilinx FPGA.-This is UART and LCD interface C code Tested on Sparton 3 xilinx FPGA.
uart_receiver
- This UART Receiver interface C code Tested on Sparton 3 xilinx FPGA.-This is UART Receiver interface C code Tested on Sparton 3 xilinx FPGA.
uart_transmitter
- This UART Transmitter interface C code Tested on Sparton 3 xilinx FPGA.-This is UART Transmitter interface C code Tested on Sparton 3 xilinx FPGA.
ideacore1
- This is IDEA encryption Algorithm. Tested on Sparton 3 xilinx FPGA.
FPGA_NEW_APPROACH_TO_IMPLEMENT_CHAOTIC_GENERATOR.
- In this paper, a new method is introduced to implement chaotic generators based on the Henon map and Lorenz chaotic generators given by the state equations using the Field Programmable Gate Array (FPGA). The aim of this method is to increase the freq
project4Xilinx
- vga code for xilinx
BusMasteringPCIExpressInAnFPGA
- This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining that performance is a complex endeavor on top of an already complex pr
How_to_Design_a_Xilinx_PCIe_Solution_with_DMA_Engi
- PCI-E接口设计是现在系统设计的热点,本文档是在xilinx芯片中集成pcie接口控制器的好资料-how todesign a xilinx PCI-e solution
ise9.1
- 学习ISE的好资料,想要使用XILINX芯片进行开发必看-ISE learning good information, want to use a must-see XILINX chip development
microblaze_v7_10e
- Xilinx软核microblaze源码(VHDL)版本7.10-microblaze IP core of Xilinx, Edition:7.10
2_MotorControl
- this the stepper motor contro lcode on xilinx spartan fpgas enjoy the cod e nd keep helpin each other-this is the stepper motor contro lcode on xilinx spartan fpgas enjoy the cod e nd keep helpin each other
Micrium-Xilinx-uCOS-II-ML403
- microblaze下ucos移植源码,可直接编译运行。-microblaze
AN-1013
- xilinx内嵌CPU下的UCOS移植,不错源码可编译。-xilinx
03.EDK8.2
- 使用xilinx virtex4芯片,设计环境为EDK,其中包含uart,片外sram操作,flash操作,DDR SDRAM操作,MAC自发自收,audio,video等试验-Xilinx virtex4 use chip design environment for the EDK, which contains the uart, chip sram operation, flash operation, DDR SDRAM operation, MAC spontaneous self-
Fingerprint_Identify
- 本项目名称是:基于FPGA的指纹识别模块设计。 主要内容为:本模块采用xilinx公司的Spartan 3E系列XC3S500E 型FPGA作为核心控制芯片,通过富士通公司的MFS300滑动式电容指纹传感器对指纹图象进行提取,然后对提取的指纹图像进行灰度滤波、图像增强、二值化、二值去噪、细化等预处理,得到清晰的指纹图象,再从清晰的指纹图象中提取指纹特征点,存入外部FLASH作为建档模板。指纹比对时,采用同样的方法获得清晰的指纹图像,建立比对模板,然后将比对模板与建档模板利用点模式匹配
yetert
- This package includes 4-bit calculator designed in Xilinx FPGA 10 using VHDL. This calculator contains 3 registers, 1 ALU, 1 decoder and 1 FSM (finite state machine).
4559939-VGA-Video-Signal-Generation
- source code VGA for Xilinx FPGA Spartan 3E