搜索资源列表
4Verilog-FIFO
- FIFO的简单编程,该FIFO的深度为4,宽度为32,其接口类型见文件中的图标及其注释。-This example describes a synthesizable implementation of a FIFO. The FIFO depth and FIFO width in bits can be modified by simply changing the value of two parameters, `FWIDTH and `FDEPTH. For this example,
