搜索资源列表
-
0下载：
The Synthetic PIC
Verion 1.1
This a VHDL synthesizable model of a simple PIC 16C5x microcontroller.
It is not, and is not intended as, a high fidelity circuit simulation.
This package includes the following files. Note that the licen
-
-
0下载：
PROCESSOR is a design with simple microprocessor implementation.
-
-
0下载：
用verilog设计一个简单的cpu系统-Verilog design with a simple cpu system
-
-
0下载：
现场可编程门阵列（FPGA）已经不再单纯应用在芯片与系统之间的直接互联层，在软件无线电（SDR）中，FPGA逐渐用做通用运算架构来实现硬件加速单元，在降低成本和功耗的基础上提升性能表现。SDR调制解调器的典型实现包括通用处理器（GPP）、数字信号处理器（DSP）和FPGA。而且，FPGA架构可以结合专用硬件加速单元，用来卸载GPP或DSP。软核微处理器可以结合定制逻辑，扩展其内核，也可以将分立的硬件加速协处理器添加到系统中。此外，还可将通用布线资源放在FPGA中，这些硬件加速单元可以并行运行，进
-
-
0下载：
This tutorial guides you through the process of using Xilinx Embedded Development Kit
(EDK) software tools, in which this tutorial will use the Xilinx Platform Studio (XPS) tool to create
a simple processor system and the process of adding a cust
-
-
0下载：
a processor source code and simple system-on-a-chip !
-
-
0下载：
The purpose of this project is to design a simple Processor Unit
-
-
0下载：
Hex type memory file. Used to update memory in a simple MIPS processor
-
-
0下载：
文件中包含一个简单MIIPS CPU的Verilog源代码-File contains a simple MIIPS CPU in Verilog source code
-
-
0下载：
The aim of this vhdl file is to create a simple interface betwhen the sram and a basic processor on a semisync data bus. This was made using the test board DE2 from Altera.
-
-
1下载：
用Verilog HDL语言写一个简单的处理器CPU。包括IR,Control unit,A,Addsub,G,Counter,8个寄存器。-Verilog HDL language used to write a simple processor CPU. Including IR, Control unit, A, Addsub, G, Counter, 8 registers.
-
-
0下载：
用verilog实现的一个32位RISC处理器，能够实现简单的移位、加法等基本操作。-Verilog implementation with a 32-bit RISC processor to achieve a simple shift, addition and other basic operations.
-
-
0下载：
通过利用verilog语言编写一个简单的处理器，并添加存储器功能-Verilog language through the use of a simple processor, and add the memory function
-
-
0下载：
一个简单处理器的设计 包含了一定熟练的寄存器、一个选择器、一个加法/减法器单元、一个计数器和一个控制单元-The design of a simple processor contains a certain skilled register and a selector, an addition/subtraction unit, a counter and a control unit.
-
-
0下载：
FPGA，利用VHDL建立简单处理器（a simple processor）-FPGA, using VHDL to create a simple processor (a simple processor)
-
-
0下载：
基于FPGA的NIOS处理器实现简单的流水灯功能-NIOS processor FPGA-based realization of a simple light water feature
-
-
0下载：
This tutorial familiarizes you with the Nios® II Software Build Tools (SBT) for Eclipse and the MicroC/OS-II development flow. The Nios II SBT for Eclipse offers designers a rich development platform for Nios II applications. The Nios II SBT for Ecli
-
-
2下载：
一个简单的8位处理器完整设计过程及verilog代码,适合初
学ic设计的人用，并含有我个人写的指令执行过程，仅供参
考-A simple 8-bit processor and the complete design process verilog code, suitable for beginners ic design for human use, and contains my personal writing instruction execution, for ref
-
-
0下载：
一个简单微处理器内核的VHDL程序，包含源代码（位于Source目录内）及ModelSim仿真代码（位于testBench目录内）。使用该内核进行一个功能验证程序（位于simProc_test目录内）-a simple processor core program and test code based on VHDL language
-
-
0下载：
A simple ALU on Altera FPGA for learners
-
