搜索资源列表
EPP
- 并口的EPP协议,与外部的FIFO的empty,full信号共同控制数据传输-of EPP parallel port agreement with the external FIFO empty, full common control signal data transmission
LPT.rar
- 实现开漏输出的并口,支持3.3V或5V,支持FPGA 的PS 配置功能。8位配置数据 自动移位输出,输入时钟24MHz,产生1MHz配置时钟。8位CPU数据总线接口, 11位地址总线。支持IO 的置位清除功能。,The realization of open-drain output of the parallel port, support 3.3V or 5V, support for FPGA configuration of the PS function. 8-bit config
PS_2
- 此模块用于"PS/2接口的鼠标或键盘"与"具有外部读写的8位并口单片机"双向通信模块. Verilog HDL语言编写,在Quartus II 8.1 (32-Bit)软件中编译,并下载至EPM7128SLC84-10芯片中通过. 文件中有详细的注解. 此模块具有对于PS/2时钟和数据线的滤波功能,这样减少外部干扰,保证通信的可靠性! -This module for the "PS/2 mouse or keyboard interface" and "read
HCIUART
- 蓝牙HCI—UART与并口的FPGA控制接口设计-Bluetooth HCI-UART and parallel port control interface of the FPGA design
usb_jtag
- FPGA、CPLD芯片的usb数据下载线,下载速度是并口的5位,内有原理图用程序-FPGA, CPLD chip usb data download lines, download speed is the parallel port of the five, with a schematic diagram of procedures in
dp_test
- 本程序是用VHDL语言编写的,其中包括并口通讯,DDS电机调速,编码器信号处理等,对研究这方面的工程人员有一定参考作用-This procedure is used VHDL language, including the parallel port communication, DDS motor, encoder signal processing and so on, to look at this area of engineering staff have a certain refe
PPort
- 计算机并行接口与单片机接口的CPLD烧写文件,是ALTERA芯片的-Computer parallel port interface of the CPLD and MCU programmer document ALTERA chips
byteblaster
- Altera并口下载线的详细说明资料,有了它,你就能自己制作一根下载线啦!-Altera a detailed descr iption of the parallel port download cable data, with it, you can create a download cable own it!
Flash_Ctrl
- 串行flash的写及擦除操作,串行flash,spi接口,支持并口输出-Serial flash write and erase operations, serial flash, spi interface, support for parallel port output
ISE_lab5
- 使用VHDL 语言编写7 段数码管显示程序, 掌握数码管的驱动方法。使用USB 电缆或并口下载线下载逻辑电路到FPGA,并 调试电路使其正常工作。-Using the VHDL language 7-segment display program, for digital control of the driving method. Using the USB cable or parallel port download cable to download logic to FPGA,
8255
- 用VHDL实现8255并口板,是CPLD比较好的例程-8255 parallel port board with VHDL implementation is relatively good routine CPLD
parallel
- 用VHDL语言实现8255功能,是CPLD比较好的例程-8255 parallel port board with VHDL implementation is relatively good routine CPLD
CPLD_RP
- 基于CPLD,计数功能,可将光电编码器的光电信号计数送至并行端口-Based on CPLD, counting function, optical encoder can be counted optical signal sent to the parallel port
jibenmendianlu
- 熟悉使用 ISE 软件进行简单的VHDL 文本方式设计,学习使用USB 电缆或并口下载线 下载逻辑电路到FPGA,并能调试电路使其正常工作。熟悉数字电路集成设计的过程。-Familiar with ISE software to design a simple VHDL text, learning to use a USB cable or parallel port download cable Download logic to the FPGA, and can debug t
CH352DS1
- CH352 English DataSheet PCI dual UART,used for PCI to dual UART,PCI to printer port(parallel port),this datasheet is about PCI dual UART
testUSART
- 将一块板的发送并口转为串口,完成两块板的通信-Will the board parallel port to send a serial port, complete two boards communications
par_bak
- 本程序旨在完成 并口 sram 232串口的通信实验 作者亲测可以使用。程序设计到两个时钟及多进程通讯和单进程状态机的基础模块。-This program is designed to complete the parallel port SRAM 232 serial communication experiment of pro-test you can use. Programming to the basic module of the clock and multi-process c
jiaotongdeng
- 通过并行接口8255实现十字路口交通灯的模拟控制,进一步掌握对并行口的使用。-Crossroads traffic lights analog control via the parallel interface 8255, and further understand the use of the parallel port.
uart2bus_latest
- 用于fpga并口连接的工程哈,请大家支持一下-For fpga parallel port connection works Kazakhstan, support for what
DB25-JATA10
- 这是用于ALTERA公司CPLD/FPGA芯片的并口下载器,里面的电阻、电容的参数都是对的,是成熟产品的并口下载器设计方案。-This is used ALTERA chip CPLD/FPGA parallel port download, parameters of resistance, capacitance inside is all right, is a mature product parallel download device design scheme