搜索资源列表
cpu
- 8位CISC模型计算机设计,包括加减法存储输出的运算-8-bit CISC model of computer design, including the addition and subtraction operations stored output
FPGA_pipeline
- 用Quartus2开发的流水线指令集计算机系统模型,具体指令功能见包内说明-Development pipeline Quartus2 instruction set computer system model, described in the specific command functions, see package
msp430f5529_usb_pc
- 一个单片机与PC通过串口通讯的实验,单片机型号是msp430f5529-A single chip computer and PC through the serial port communication experiment, single-chip model is msp430f5529
FSM
- 用verilog语言编写的FSM文件,有限个状态及在这些状态之间的转移和动作等行为的数学模型,在计算机领域有着广泛的应用。-Mathematical model with verilog language FSM file transfer and finite number of states and actions between these states and other behavior in the computer industry has a wide range of appl
