搜索资源列表
debussy
- Debussy 是NOVAS Software, Inc(思源科技)发展的HDL Debug & Analysis tool,这套软体主要不是用来跑模拟或看波形,它最强大的功能是:能够在HDL source code、schematic diagram、waveform、state bubble diagram之间,即时做trace,协助工程师debug。 本文主要是介绍Debussy的使用,以及如何在Modelsim环境下生成Debussy所需要的fsdb文件-user guide f
nlint-user-manual nlint verilog vhdl 规则库
- nlint verilog vhdl 规则库 支持自定义 批量检查代码中bug -nlint a eda debug tool software rules , user define rules , verify code automatic
XUPV2P_Base_System_Builder
- The Base System Builder (BSB) wizard is a software tool that help users quickly build a working system targeted at a specific development board. Based on the user s board selection, BSB will offer the user a number of options for creating
serial
- 本模块的功能是验证实现和PC机进行基本的串口通信的功能。需要在PC机上安装一个串口调试工具来验证程序的功能。 程序实现了一个收发一帧10个bit(即无奇偶校验位)的串口控制器,10个bit是1位起始位,8个数据位,1个结束位。-The module' s function is to verify the implementation and the basic PC, the serial communication function. Installed on the PC req
rs232
- FPGA与PC串口调试工具通信程序,包括收和发两个过程。-Program for communication between FPGA and the PC serial port debug tool ,including sending and receiving processes.
modelsim_image_processing
- 使用fpga开发图像处理时往往会遇到各种困难,调试周期比较长,尤其是输入输出接口。但我们想先研究算法,所以这里给出了一个工具,可以帮助我们实现这个功能。这个工具作为辅助工具,算法实现部分可以通过modelsim来完成-Image processing using fpga development often will encounter various difficulties, debug cycle is relatively long, especially input and outpu
DDR2_Control
- 本文档以Siga-S16 Spartan 6的FPGA开发板为例,为大家介绍用MIG工具生成DDR2控制器,并用ChipScope调试DDR2读写的方法。 -This document in the FPGA development board Siga-S16 Spartan 6 as an example, to introduce the formation of DDR2 controller with the MIG tool, and use the debug method of
