搜索资源列表
-
0下载：
For developers using FPGAs for the
implementation of floating-point DSP
functions, one key challenge is how to
decompose the computation algorithm
into sequences of parallel hardware
processes while efficiently managing data flow through th
-
-
1下载：
这个是我花了一个星期的CRC算法，有并行与串行的区别与时序的分析。。。。希望站长能够同意-This is a week I spent the CRC algorithm, there is the difference between parallel and serial and timing analysis. . . . Hope that regulators can not agree
-
-
0下载：
潘明海 刘英哲 于维双 (论文)
中文摘要：
本文讨论了一种可在FPGA上实现的FFT结构。该结构采用基于流水线结构和快速并行乘法器的蝶形处理器。乘法器采用改进的Booth算法，简化了部分积符号扩展，使用Wallace树结构和4-2压缩器对部分积归约。以8点复点FFT为实例设计相应的控制电路。使用VHDL语言完成设计，并综合到FPGA中。从综合的结果看该结构可在XC4025E-2上以52MHz的时钟高速运行。在此基础上易于扩展为大点数FFT运算结构。
-Pan Mingha
-
-
0下载：
采用Cyclone EP1C3，VHDL程序算法实现了信号波形的实时采样并回放，同时能测量时域信号的频率，通过与MCU的8位并行接口，进行相互通信。-Using Cyclone EP1C3, VHDL program algorithm of the signal waveform of real-time sampling and playback at the same time capable of measuring the frequency of the signal in time
-
-
0下载：
人工神经网络（ArtificialNeuralNetworks，简写为ANNs）也简称为神经网络（NNs）或称作连接模型（ConnectionistModel），它是一种模范动物神经网络行为特征，进行分布式并行信息处理的算法数学模型。这种网络依靠系统的复杂程度，通过调整内部大量节点之间相互连接的关系，从而达到处理信息的目的。
-Artificial neural network (ArtificialNeuralNetworks, abbreviated as ANNs) also refe
-
-
1下载：
64位数据的CRC-32校验的，Verilog实现，算法并行优化-64-bit data CRC-32 checksum, Verilog implementation of a parallel optimization algorithm
-
-
0下载：
用软件实现CRC校验码计算很难满足高速数据通信的要求， 基于硬件的实现方法中， 有串行经典算法LFSR,电路以及由软件算法推导出来的其它各种并行计算方法。以经典的LFSR,电路为基础， 研究了按字节并行计算CRC校验码的原理.-Implemented in software CRC checksum calculation is difficult to meet the requirements of high-speed data communications, hardware-based
-
-
0下载：
Field programmable gate arrays (FPGAs) are emerging in many areas of high performance computing, either as tailor made signal processor, embedded algorithm implementation, systolic array, software accelerator or application specific architecture. FPG
-
-
0下载：
Field programmable gate arrays (FPGAs) are emerging in many areas of high performance computing, either as tailor made signal processor, embedded algorithm implementation, systolic array, software accelerator or application specific architecture. FPG
-
-
0下载：
Field programmable gate arrays (FPGAs) are emerging in many areas of high performance computing, either as tailor made signal processor, embedded algorithm implementation, systolic array, software accelerator or application specific architecture. FPG
-
-
0下载：
给大家介绍关于crc校验原理和算法。并在fpga实现描述。-To introduce the crc check principle and algorithm。To achieve the descr iption in fpga
-
-
1下载：
32位数据输入并行算法Verilog HDL代码。-32 bits of data input and parallel algorithm Verilog HDL code
-
-
0下载：
实现FIR滤波器的并行算法，这里是一个64阶的低通滤波器-FIR filter of parallel algorithm
-
-
0下载：
串行转并行算法，自己编写，已经运行成功，算法简单易懂。-Serial to parallel algorithm
-
-
0下载：
并行转串行的另外一种算法，压缩包内拥有算法的说明，很有效的一种算法-An algorithm of parallel-to-serial another algorithm, compression algorithm package has, very effective
-
-
0下载：
采用并行算法实现流水灯设计,其中top_module是顶层文件。-Flash light by parallel algorithm design
-
-
0下载：
16位并行输入输入的CRC16,已验证无错误-16-bit parallel data input crc16, algorithm logic has been verified
-
-
1下载：
卷积码是一种重要的前向纠错信道编码方式，其纠错性能常常优于分组码，且(2,1,7)卷积码已应用于现代卫星通信系统中。Viterbi译码算法能最大限度地发挥卷积码的优异性能。这里采用Verilog HDL语言设计出(2,1,7)卷积码的编码器模块和基于Viterbi算法的译码器模块，译码器采用全并行结构，译码速度快-Convolutional code is an important forward error correction channel coding method, and
-
-
1下载：
BT1120格式的NRZI编码,并行算法-NRZI encoding BT1120 format, parallel algorithm
-
