搜索资源列表
crc_d8
- Verilog module containing a synthesizable CRC function // * polynomial: (0 1 8) // * data width: 8
crc-gen
- CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C and is cross-platform compatible
Lecture_COE_341_071_6
- Know how of CRC polynomial calulation
Perl_for_CRC
- Cyclic Redundancy Check (CRC) is an error-checking code that is widely used in data communication systems and other serial data transmission systems. CRC is based on polynomial manipulations using modulo arithmetic. Some of the common Cyclic Redu
A-Fast-CRC-Implementation-on-FPGA
- CRC错误检测是一个非常 电信应用上常见的功能。 对提高数据速率的发展要求 更多和更sofisticated实现。 在本文中，我们提出了一个方法来实现 管道结构为基础的CRC功能 多项式除法。它非常有效地改善 高速性能，允许从1 Gb / s的数据传输速率 4千兆位/秒，基于FPGA implementions根据 并行化水平（8至32位）。- The CRC error detection is a very common functio
CRC32_D82
- CRC 校验 // polynomial: (0 1 4 5 7 8 10 11 12 16 18 22 23 26 32) // data width: 8 // convention: the first serial bit is D[7]- // polynomial: (0 1 4 5 7 8 10 11 12 16 18 22 23 26 32) // data width: 8 // convention: the first serial bit i
CRC
- CRC32:polynomial: (0 1 2 4 5 7 8 10 11 12 16 22 23 26 32) * data width: 8 CRC16:polynomial: (0 1 2 4 5 7 8 10 11 12 16 22 23 26 32) * data width: 8