搜索资源列表
top
- 脉冲多普勒雷达回波信号相干积累的VHDL源程序-pulse Doppler radar echo signal coherent accumulation of VHDL source
VHDL-radar
- 脉冲多普勒雷达回波信号相干积累的VHDL源程序-Coherent pulse Doppler radar echo signal accumulation VHDL source code ,it is easy to use
FPGA_radar
- 优秀硕士论文,基于FPGA的雷达信号模拟器设计,对学FPGA的,特别是学雷达的同学有很好的参考价值-Outstanding master s thesis, based on radar signal simulator FPGA design, FPGA-on study, in particular the study of radar has a good reference Student Value
FPGA
- 将立体杂波图应用于气象杂波的CFAR处理,根据当前杂波环境的变化实时地产生杂内杂外标志,从而选择不同的信号处理支路处理当前气象杂波,提高了雷达的检测性能,降低了虚警概率。-Will be applied to three-dimensional meteorological clutter Clutter Map CFAR of treatment, according to the current clutter environment generated in real time with
DBF_multiroad_receiver_check_technology
- DBF技术是在原来模拟波束形成原理的基础上,引入数字信号处理方法之后建立的一门雷达新技术。数字波束形成就是用数字方式将由于传感器在空间位置不同引入的传播程差导致的相位差进行补偿,从而实现各路信号之间信号同相叠加,使得观测方向能量最大接收,形成特定方向上目标信号检测。-DBF technology is in the original analog beamforming based on principle, after the introduction of digital signal pr
dba_design_based_on_fpga_and_dsp
- 本文主要介绍了一个自适应波束形成器的原理及其实现方法,结合当今最先进的可编程芯片,包括数字信号处理器(DSP),现场可编程逻辑门阵列(FPGA)实现了数字波束形成,适用于如3坐标雷达系统等复杂阵列信号处理系统。其研制成果已应用在多部相控阵雷达中,缩小了我国在这个领域与其他国家之间的差距,具有重要的经济意义和军事意义。-This paper describes an adaptive beamformer principle and implementation method, combining
IIR
- 气象雷达回波信号中杂波抑制的IIR算法(FPGA是实现的)-Weather radar echo signal of the IIR clutter suppression algorithm
FPGA-in-radar-signal-process
- fpga在雷达数字信号系统中的应用以及误差分析,这是我做项目从知网下的。-fpga radar digital signal system and error analysis, which I have done projects from HowNet.
Xilinx_FPGA_FFT_Application_Note
- Xilinx FPGA中FFT IP核的使用笔记,内部有FFT硬核的端口说明和具体设置以及源代码,对于数字信号处理研究人员,能图像处理、雷达成像、实时通信开发人员较多的开发时间!-Xilinx FPGA in the FFT IP core using a laptop internal hard core of the FFT port descr iption and specific settings as well as the source code for digital signa
Baker code
- This is a project to create a baker code, used in radar signal processing.
hang_us14
- Synthetic Aperture Radar (SAR) imaging simulation target, Using wavelet denoising thought, LCMV optimization design array signal processing.