搜索资源列表
-
1下载：
二阶锁相环Matlab仿真代码，如入两路信号和信噪比，输出锁相以后的信号。可以仿真初始频差，和频率斜升的情况-second-order PLL Matlab simulation code, such as two-way signals and signal to noise ratio, the output signal after the lock-in. Simulation can initial frequency difference, and frequency ramp-up
-
-
0下载：
This paper presents the ADPLL design using Verilog and its implementation on FPGA. ADPLL is designed using Verilog HDL. Xilinx ISE 12.1 Simulator is used for simulating Verilog Code. This paper gives details of the basic blocks of an ADPLL. In this p
-
-
1下载：
汽车中控门锁的仿真模型，用statefolw搭建，可支持,在线仿真和代码生成，需matlab16b以上版本(The simulation model of automobile central control door lock can support code generation.)
-
