Verilog语言求解均方根的近似方法，用MATLAB仿真实现，思想可移植到FPGA中-Verilog language rms approximate solving method, using MATLAB simulation, ideas can be transplanted into the FPGA

this verilog program, Clock Divider, can be compiled successfully by Altera and ModelSIM.