基于FPGA的数字频率计，verilog hdl编写-digital frequency counter ，using verilog hdl

The uTosNet framework aims at providing a very fast method for interfacing physical components, such as motor drivers, ADCs, encoders, and similar, to applications on a PC. The framework is based on the Node-on-Chip architecture (link to paper comi