搜索资源列表
async_transmitter
- 该程序为RS232串口通信的VERILOG程序,在FPGA上已通过验证,在测试范围内误码率为0-The program for the RS232 serial port communications VERILOG procedures, the FPGA has been validated in the test range of bit error rate is 0
segment
- 7 segment display using verilog interfacing fpga and 7 segment display
FPGA_8051core
- FPGA中嵌入8051单片机核的具体操作方法,有图示说明。-8051 single-chip FPGA embedded in the concrete operation of nuclear, there are icons that.
DDCFPGA
- 针对DVB-T标准ETSI EN 300 744 V1.5.1,设计了可用于DVB-T接收整机的多速率DDC模块,并在FPGA中仿真实现.在复用数字振荡混频模块的基础上,根据输入信号的不同带宽(6M/8MHz)选择不同的抽取滤波器组完成抽取因子为3或4的多速率处理任务,利用两级半带滤波器(HBF)级联完成4倍抽取滤波,单级奈奎斯特滤波器完成3倍抽取滤波.-For the DVB-T standard ETSI EN 300 744 V1.5.1, designed for DVB-T recei
median
- 中值滤波的实现,该代码使用的是verilog 语言 module median(clk,reset,load,din,mult,dout,over,a3,b3,c3,a2,b2,c2,a1,b1,c1)-Median filter implementation, the code using verilog language module median (clk, reset, load, din, mult, dout, over, a3, b3, c3, a2, b2, c2, a1,
FPGAEthernetVerilog
- 使用Verilog语言在FPGA平台上控制Ethernet上数据的发送与接收-FPGA realization using Verilog to control transmitting and receiving data over Ethernet
verilog_dpll_
- 该源代码是用FPGA实现数字锁相环的逻辑,有需要的可以借鉴参考一下。-The source code is to use FPGA implementation of digital phase-locked loop logic, those in need can draw reference.
sobel_filter
- implementation of SOBEL filter using FPGA board RC200 in handle-c
564-784-fpga-1-develop
- 该文档主要针对Verilog语言的快速应用指南,包括语法、综合及硬件方面的应用等内容-The document aimed at the rapid application of Verilog language guide, including grammar, comprehensive and content of the application of hardware
gaijinjuzhenqiuniFPGA
- 改进的矩阵求逆的FPGA设计和实现(文章)感觉写得很不错-Improved matrix inversion of the FPGA design and implementation (article) wrote very good feeling
8254Verilog
- 用Verilog语言编写程序,基于FPGA实现设计8254的相关电子文件-With the Verilog programming language, based on FPGA to achieve the relevant electronic document design 8254
DDRcontroller
- 对DDR控制器的FPGA实现及其代码和参考注释-verilog source code written to read and write DDR
基于FPGA的巴克码发生器与识别器的设计
- 详细介绍了7位巴克码以及帧同步,7位巴克码与帧同步的关系。-Details of the seven Barker code and frame synchronization, 7 Barker code and frame synchronization relationship.
ddc
- 电子科大2009-应用于无线电监测的高速信号处理平台设计,软件无线电的DDC的FPGA实现!-UESTC 2009- applies to wireless monitoring of high-speed signal processing platform design, software radio DDC' s FPGA implementation!
FPGAdeguangshanjiancejishu
- 本文档设计了1光栅位移传感器信号的接收、光栅位移传感器信号的整形及电平转换电路设计,用Verilog HDL描述了锁相倍频细分和零位信号处理电路。利用FPGA实现光栅位移系统与上位机接口的电路原理框图-This document designed a grating displacement sensor signal reception, grating displacement sensor signal shaping and level conversion circuit design
verilog
- 这是一款学习板的基础实验代码,对于FPGA学习有很好的指导作用。-This is a learning board is based on experimental code, good for the FPGA learning guide。
FPGA--uart(verilog)
- verilog uart 源码,编译器ISE9.1i版本,很有用的源码-verilog uart code
FPGA---buld-gennerate
- verilog uart 源码,编译器ISE9.1i版本,很有用的源码-verilog uart code
dds_project
- DDS直接数字频率合成器,能产生正弦波,方波,锯齿波,三角波四种波形,同时能在12864上显示波形类型和频率,用FPGA verilog实现的-DDS direct digital frequency synthesizer can produce sine, square wave, sawtooth wave, triangle wave four waveform, while in the 12864 on display the waveform type and frequency
FPGA
- Verilog 我认为写的非常好的细节书-Verilog In my opinion written details of the book