搜索资源列表
FPGA-based-clock-extraction-circuit
- 基于FPGA的时钟提取电路.跳变沿捕捉程序.可控计数器程序-FPGA-based clock extraction circuit. Edge capture process. Controllable counter program
counter
- 用verilog实现基于FPGA的计数器功能实现-Realization of counter function based on FPGA with Verilog