Verilog HDL可综合RTL级代码设计规范及风格-Verilog HDL RTL level code design specifications and style

parse weights in neural network for use in rtl. It can be used to convert weights files generated by training to binary input for the rtl.