DDS divider clock AHDL

function [a_width-1 : 0] DWF_div_uns // Function to compute the unsigned quotient // synopsys map_to_operator DIV_UNS_OP // synopsys return_port_name QUOTIENT input [a_width-1 : 0] A input [b_width-1 : 0] B reg [a_width