搜索资源列表
Simulation
- This packet is a IS-95 baseband simulation for 1 data channel of 9.6 KBps rate. The simulation is written for static channel and AWGN noise. The packet include: 1) Packet Builder (Viterbi Encoding, Interleaver, PN generation) 2) Modulator (R
IS-95basebandsimulation
- This packet is a IS-95 baseband simulation for 1 data channel of 9.6 KBps rate. The simulation is written for static channel and AWGN noise. The packet include: 1) Packet Builder (Viterbi Encoding, Interleaver, PN generation) 2) Modulator (RR
IS95_baseband_simulation
- his packet is a IS-95 baseband simulation for 1 data channel of 9.6 KBps rate. The simulation is written for static channel and AWGN noise. The packet include: 1) Packet Builder (Viterbi Encoding, Interleaver, PN generation) 2) Modulator (RRC
cov
- DVB系统中的卷积交织和解交织通用方法，可实现任意形式的卷积交织器和解交织器-DVB system of convolution intertwined deinterleaver common method can be arbitrary forms of convolution interleaver reconciliation interleaver
IS-95basebandsimulation
- This packet is a IS-95 baseband simulation for 1 data channel of 9.6 KBps rate. The simulation is written for static channel and AWGN noise. The packet include: 1) Packet Builder (Viterbi Encoding, Interleaver, PN generation) 2) Modulator (RR
08
- dvb-t中使用的symbol deinterleaver和bit deinterleaver的实现
rx_qpsk_demod
- recevier deinterleaver pattern realizer
deinterleaver
- De-interleaver does the opposite to the interleaver put at the transmitter part. This includes two level of de-interleaving. WiMAX includes this interleaving in it physical layer.
intrlv
- Long Term Evolution LTE block interleaver and deinterleaver
Deinterleaver
- 交织解交织器，由ROM模块，计数器，RAM模块，二选一数选器构成-Deinterleaver from the ROM module, counters, RAM modules, the second election the number of selected device and forms a
deinterleaverwithcertainN
- 在802.16标准下，给定了交织器后，设计出解交织，有关参数，见标准-In std 802.16, deinterleaver is designed with regard to the given interleaver. The parmater concerned is in std.
05-3119
- Abstruct- We describe novel interleaver and deinterleaver architectures that support bandwidth efficient memory access for decoders of turbo-like codes that are used in conjunction with high order modulations. The presentation focuses on a deco
inter_deinter_leaver.tar
- Block-interleaver/deinterleaver according to the IEEE 802.11-2007 Defined by two step-permutation : The first permutation ensures that adjacent coded bits are mapped onto nonadjacent sub-carriers. The second ensures that adjacent coded bits
deinterleaver
- vhdl code for deinterleaver
Deinterleaver
- This is the simulink model and the matlab function code for the deinterleaver section in the IEEE 802.11a Transmitter Design.
deinterleaver_new
- fpga implementation of wimax deinterleaver address generator using vhdl cod
Interleaver
- 矩阵交织器和解交织器，实现通信系统中比特信号的交织与解交织。-Matrix interleaver and deinterleaver, to achieve interleaving and deinterleaving of information bits in a communication system.
Forward_Channel_simu_IS_95_standrd_sys
- This packet is a IS-95 baseband simulation for 1 data channel of 9.6 KBps rate. The simulation is written for static channel and AWGN noise. The packet include: 1) Packet Builder (Viterbi Encoding, Interleaver, PN generation) 2) Modulator (R
inter_deleaver
- This the code for the interleaver and the deinterleaver in the verilog code.-This is the code for the interleaver and the deinterleaver in the verilog code.