CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - ieee VLSI

搜索资源列表

  1. PROJECTS_IEEE

    0下载:
  2. list of a good number of ieee vlsi projects very good projects
  3. 所属分类:File Formats

    • 发布日期:2017-04-17
    • 文件大小:87945
    • 提供者:srikanth
  1. 19028838-Ncct-Dsp-Vlsi-Matlab-2008-09-Complete-Pr

    0下载:
  2. Complete titles list of ieee projects of 2009
  3. 所属分类:File Formats

    • 发布日期:2017-04-24
    • 文件大小:181065
    • 提供者:guhan
  1. 20110008-VLSI-Project-Titles-2009-2010-NCCT-Final

    0下载:
  2. Complete titles of all vlsi projects of 2009 ieee papers
  3. 所属分类:File Formats

    • 发布日期:2017-04-08
    • 文件大小:87138
    • 提供者:guhan
  1. IVLSIC01

    0下载:
  2. vlsi project ieee 2006 with doc and source code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-19
    • 文件大小:5204958
    • 提供者:susheel
  1. VERYLARGESCALEINTEGRATION

    0下载:
  2. IEEE transactions on very large scale integration-VLSI systems
  3. 所属分类:Other systems

    • 发布日期:2017-03-31
    • 文件大小:239500
    • 提供者:nanthu
  1. VLSIPROJECTS

    0下载:
  2. VLSi projet....these were recent papers published in i-VLSi projet....these were recent papers published in ieee
  3. 所属分类:matlab

    • 发布日期:2017-04-06
    • 文件大小:106993
    • 提供者:vrsm
  1. 40716003-VHDL

    0下载:
  2. What is VHDL? • VHDL stands for VHSIC Hardware Descr iption Language. • VHSIC is an abbreviation for Very High Speed Integrated Circuit, a project sponsered by the US Government and Air Force begun in 1980 to advance techniques
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-16
    • 文件大小:87556
    • 提供者:phitoan
  1. VL

    0下载:
  2. VLSI Project basepaper in I-VLSI Project basepaper in IEEE
  3. 所属分类:software engineering

    • 发布日期:2017-05-26
    • 文件大小:9024525
    • 提供者:Kayal
  1. VASC02---IEEE(1)

    0下载:
  2. scalable encryption algorithm vlsi implementation
  3. 所属分类:Document

    • 发布日期:
    • 文件大小:23560
    • 提供者:ekta
  1. ieee-(4)

    0下载:
  2. Network on chip is an emerging[when?] paradigm for communications within large VLSI systems implemented on a single silicon chip. Sgroi et al. call "the layered-stack approach to the design of the on-chip intercore communications the Network-on-Chip
  3. 所属分类:Communication

    • 发布日期:2017-05-28
    • 文件大小:10427723
    • 提供者:sakthivel
  1. ieee

    0下载:
  2. VLSI Implementation IEEE Papers 2010 to 2014
  3. 所属分类:Development Research

    • 发布日期:2017-05-30
    • 文件大小:12163774
    • 提供者:RITEN PATEL
  1. VLSI--PROJECT-LIST_AUG12015

    0下载:
  2. [6] Bland JM, Altman DG. Measuring agreement in method comparison studies. Stat Methods Med Res 1999 8:135–60. [7] MATLAB 2011a, The MathWorks, Inc., Natick, Massachusetts, United States. [8] Maeda Y, Sekine M, Tamura T. The advantages of weara
  3. 所属分类:Project Design

    • 发布日期:2017-05-03
    • 文件大小:559039
    • 提供者:senthil
  1. Area-Delay-Power-Efficient-Carry-Select-Adder-usi

    0下载:
  2. Implementation of IEEE 2015 paper for Area–Delay–Power Efficient Carry-Select Adder using VLSI verilog .The code tested by modelsim and also main program is test.v . If have any trouble mail to anandg.embedd@gmail.com-Implementation of IEEE 2015 pape
  3. 所属分类:Other systems

    • 发布日期:2017-05-06
    • 文件大小:610205
    • 提供者:anandg
  1. VLSI_IEEE_2016_List

    0下载:
  2. VHDL IEEE 2016,2017 Project List
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2018-01-08
    • 文件大小:227328
    • 提供者:blore
搜珍网 www.dssz.com