搜索资源列表
learn_dds.基于quartus ii 9.0的简易dds波形发生器
- 基于quartus ii 9.0的简易dds波形发生器,可以产生正弦,方波,三角波,可变幅,可变频。非常适合学习使用,使用时请按自己的芯片和引脚设置,Quartus ii 9.0 Based on dds simple waveform generator can produce sine, square, triangle wave can be amplitude, frequency can be. Very suitable for learning to use, when used
Crack_QII90_SP2.rar
- Quartus II 9.0 SP2 破解,crack for Quartus II 9.0 SP2
LED7
- 七段数码管的源代码 用Quartus II 9.0 (32-Bit) 编译的七段数码管的驱动程序-thes is LED7
verilog2
- 本代码在Quartus II 9.0 (32-Bit)环境编译运行,使用SOPC_NIOSIIFPGA开发板,可作为入门级代码讲解,将50MHZ的频率改为1MHZ,并以此频率为基准计数显示在七段数码管上。(采用verilog语言)-The code in Quartus II 9.0 (32-Bit) environment to run the compiler, the use of SOPC_NIOSIIFPGA development board, entry-level code ca
learn_rom_99multi
- 基于quartus ii 9.0的99乘法器,用rom表做成的乘法器可以计算9*9的乘法,并在数码管上显示,使用时请按照自己的芯片和引脚设置。-Quartus ii 9.0 based on 99 multiplier, made by rom multiplier table can calculate the multiplication 9* 9, and in the digital control display, according to their own use when the
quartus9.1
- 9.1版本破解! 9.1版本破解! -for quartus 9.1for quartus 9.1for quartus 9.1for quartus 9.1
sdramtEST
- sdram动态存储器测试的源文件工程,Quartus II 9.0 (32-Bit)版本。-sdram TEST
Crack_Quartus+II+9.1
- Its crack file for Altera Quartus 9.1
LCD12864
- LCD12864显示 verilog hdl编译已通过 编译器 Quartus II 9.0sp2 所有文件已包含-LCD12864 Show verilog hdl compiler has compiler Quartus II 9.0sp2 through all the files included
2BCD
- 二进制转BCD码 verilog hdl Quartus II 9.0sp2 编译通过 所有的文件-Binary to BCD code verilog hdl Quartus II 9.0sp2 compile all the documents
int_div
- 基于VHDL的任意分频模块,利用Quartus II 9.0编译通过,并用示波器观察可行-VHDL-based modules of any division, the use of Quartus II 9.0 compiler, and the possible use of an oscilloscope
modelsim_testverilog
- 本代码提供了一个简单明了的利用quartus ii 9.0调用altera-modelsim的小程序,读者可以方便的利用代码来熟悉该调用操作,在极短时间内熟悉连个软件的应用。-This code provides a simple call to use quartus ii 9.0 altera-modelsim small program, readers can easily use the code to become familiar with the call operator, i
Verilog
- 基于Quartus II 9.0 (32-Bit)的Verilog语言时钟程序,五个独立按键分别可调十分秒的加减和确定,此程序通过硬件调试成功。-Based on Quartus II 9.0 (32-Bit) of the Verilog language, clock, five independent second key addition and subtraction, respectively, is adjustable and determined the success of
verilog_Common_arithmetic
- 常用逻辑运算,加法器,乘法器及除法器的verilog语言,可用modelsim或Quartus II 9.0环境-Common logic operation, adder, multiplier and divider verilog language, can be used modelsim or Quartus II 9.0 environment
dtrigger
- 常用触发器——D触发器的VERILOG语言描述,可用Quartus II 9.0 和modelsim环境实现。-Common triggers- D flip-flop of VERILOG language descr iption available Quartus II 9.0 and modelsim environment to achieve
SDRAMPNIOS-II
- 带SDRAM的nios II系统,开发环境为Quartus II 9.0 + Nios II 9.0-With the nios II SDRAM system, development environment for the Quartus II 9.0+ Nios II 9.0
dotdisplay
- 16*16点阵横向移动显示!采用QUARTUS II 9.0编译通过!-16* 16 dot matrix display lateral movement! Compiled by using QUARTUS II 9.0!
DE2_SD_Card_Audio(quartus-9.0)
- 本代码为Altera DE2开发板例程源码(EP2C35F672C6),quartus II 9.0以上版本均可编译(随板光盘为quartus II 7.2版在9.0以上版本上编译会报错)。本工程实现SD的音频播放器,即通过FPGA控制SD卡,读取SD的音频文件,通过WM8731进行播放。-In this demonstration we show how to implement an SD Card Music Player on the DE2 board, in which th
CNTlum
- 使用Windows7 系统,quartus ii 9.1 软件,Verilog 语言 0到9的计数,并且亮度逐渐增大(count from 0 to 9,and the lum become more and more high)
(笔记)Quartus-II-9.1完全操作教程
- Quartus II 的操作指南 新手操作指南 有详细步骤和截屏(a detailed guide of Quartus II)