当前位置：
首页 资源下载
搜索资源 - spi testbench vhdl
搜索资源列表
-
0下载：
spi bootloader详细资料，里面包含C代码和VHDL代码以及testbench以及相关的说明文档，有兴趣的朋友可以下来看看。
-
-
0下载：
test bench for spi communication
-
-
1下载：
This a verilog code for SPI Master testbench is also provided
spi_top.v
Xilinx ISE or Icarus verilog to compile and simulate-This is a verilog code for SPI Master testbench is also provided
spi_top.v
Xilinx ISE or Icarus verilog to compile an
-
-
0下载：
用VHDL编写的一个SPI主机程序，SPI模块采用最常用的模式0方式（即CPOL=0,CPHA=0）通信。文件内含测试文档，已在Modelsim6.5上测试通过，可在FPGA上直接调用。-A SPI Master code edited by VHDL language,the SPI modul use 0 MODE(i.e CPOL=0,CPHA=0)to communicate with the SPI Slave.and there is a testbench in the file
-
-
1下载：
SPI Master Core
HDL: VHDL 93
Compatibility: all FPGAs, CPLDs
parameterization:
- variable data width
- Phase/polarity configurable
- selectable buffer depth
- serial clock devision due to system clock
package usage:
IEEE
-
-
0下载：
SPI master VHDL realisation
Also contains TestBench
-
