CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - vhdl code for bch

搜索资源列表

  1. BCH_Decoder72

    0下载:
  2. BCH代码,采用VHDL实现,能够实现纠错,带有波形。-BCH code, the use of VHDL implementation, be able to achieve error correction with waveform.
  3. 所属分类:Windows Develop

    • 发布日期:2017-03-31
    • 文件大小:206786
    • 提供者:daisy
  1. rs_encode

    1下载:
  2. 这是用verilog编写的RS(204,188)代码,适用于数字电视的BCH编码过程。-This is the verilog prepared using RS (204,188) code, the application of digital television in the course of the BCH code.
  3. 所属分类:Streaming_Mpeg4

    • 发布日期:2017-04-01
    • 文件大小:1552
    • 提供者:蕊宫獍雪
  1. Bch15_5

    0下载:
  2. The attached file consists of implimentation of BCH codes in VHDL programming using XILINX software. This code will reduce the no. of gates requirement.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-28
    • 文件大小:12809
    • 提供者:babi
  1. Bch15_7

    0下载:
  2. The attached file consists of double error correcting bch code.this code will save number gates required for implimentation
  3. 所属分类:Communication-Mobile

    • 发布日期:2017-03-29
    • 文件大小:411808
    • 提供者:babi
  1. venomgen

    0下载:
  2. venomgen - C source code of VHDL code generator for CRC, BCH and RS encoder -venomgen- C source code of VHDL code generator for CRC, BCH and RS encoder * polynomials can be entered via command line * variable bus width * automatic testbench
  3. 所属分类:Other systems

    • 发布日期:2017-04-01
    • 文件大小:257702
    • 提供者:Michael Lau
  1. convencode2

    0下载:
  2. 卷积码(2,1,3)编码过程。代码清晰简单,对应人民邮电版《通信原理》中卷积码编码过程-Convolutional code (2,1,3) encoder. Code is clear and straightforward, Telecommunications for the corresponding version of " Communication Principle" in the process of convolutional coding
  3. 所属分类:Communication-Mobile

    • 发布日期:2017-04-03
    • 文件大小:119214
    • 提供者:zhaodanlin
  1. bch-coding

    0下载:
  2. In this project, we are implementing the error detection and correction using BCH code (Bose Chaudhuri Hocquenghem). Using VHDL and targeted on FPGA for synthesis of the code. The encoder and decoder combine called as a codec.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2015-02-10
    • 文件大小:6164480
    • 提供者:venkata vijay
搜珍网 www.dssz.com