搜索资源列表
PIPE_LINING_CPU_TEAM_24
- 采用Quatus II编译环境，使用Verilog HDL语言编写实现了五段流水线CPU。 能够完成以下二十二条指令（均不考虑虚拟地址和Cache，并且默认为小端方式）： add rd,rs,rt addu rd,rs,rt addi rt,rs,imm addiu rt,rs,imm sub rd,rs,rt subu rd,rs,rt nor rd,rs,rt xori rt,rs,imm clo rd,rs clz rd,rs slt rd,rs,rt sltu rd,
ALU
- vhdl代码 使用quartus编译 cpu中 alu的设计 可作为课程设计的参考 此为16的运算器-VHDL code using Quartus compiler cpu in alu design of curriculum design can be used as a reference for this for 16 computing device
ALU_ise10migration
- It s vhdl source code for 32 bit ALU.
CPU
- RC4 Encrpytion 1.Encrpyt strings 2.Create pairs of keys for encoding and decoding automatically 3.Present the crptograph 4.Decode the crptograph to get the plaintext -This CPU has basic instruction set, and we utilize its instruction set
ALU
- 这是一个用vhdl语言实现的比较完整的ALU,可以用作其他cPU设计的部件-This is a vhdl language used to achieve complete ALU, can be used for other design components cPU
alu
- 设计带进位算术逻辑运算单元，根据74LS181功能表，用Verilog HDL硬件描述语言编程实现ALU181的算术逻辑运算功能，编辑实验原理图，在算术逻辑单元原理图上，将其扩展为带进位的算术逻辑运算单元，对其进行编译，并设计波形对其进行仿真验证，最后下载验证-Design into the digital arithmetic logic operation unit, in accordance with menu 74LS181 with Verilog HDL hardware desc
alu_code_asif
- vhdl code for ALU.i think by reading his code..it will be very easy for you to design an Alu.
4_Bit_Alu_vhdl
- Complete VHDL Code for a 4 BIT ALU PROJECT
Alu_Solution
- Solution for 16bit ALU component in vhdl.
ALU_VHDL_code
- ALU逻辑运算单元计算器的VHDL源代码，已通过FGPA验证，绝对正确。-ALU ALU calculator VHDL source code has been verified by FGPA absolutely correct.
VHDl
- Its a ALU code for the mathematical computations.It also has many other codes.
Alu-4bit
- alu 4 bit with verilog in modelsim and work correct
ALU
- vhdl code for alu and detemines the basic components of alu unit in cpu system
ALU
- a simple 4 bit alu in verilog
VHDL-for-Datapath
- MIPS CPU with Mulicycle Datapath. This is a custom RISC processor implemented to achieve the function of "lw, sw, add, sub, and, or, beq, j" Mem.vhd - memory buffer.vhd - buffer ALUcon.vhd - Alu controller pc.vhd - program counter REG - reg
ALU
- VHDL设计的ALU，可以添加到CPU的编写者-VHDL lanuage design for ALU
alu
- THIS VHDL CODE FOR ALU-THIS IS VHDL CODE FOR ALU
alu
- Vhdl code for aarithmetic logic unit
ALU
- a vhdl source code for ALU
alu
- A simple ALU on Altera FPGA for learners