搜索资源列表
fp_2
- 通过Verilog HDL编程，在CPLD上实现任意小数（分数）分频，分频系数为N+A/B.-By Verilog HDL programming, to achieve any decimal in the CPLD (score) frequency, frequency coefficient N+ A/B.
VHDL_fenpin
- 利用FPGA进行分频期的设计，包括小数，分数等分频-Frequency for the use of FPGA design phase, including the decimal, the frequency scores of sub-
four_five
- FPGA的VERILOG的小数分频，可以对任意小数分频，准确-FPGA is good for your study of your verilog langer
qaa
- 任意小数分频器，可以实现小数分配，非常好用，verilog编写-Any decimal prescaler, can realize the decimal distribution, is very nice verilog writing
clk_div
- 介绍了一种基于FPGA的小数分频器的分频原理及电路设计- decimal frequency divider based on FPGA
VHDL-divider-design
- VHDL分频器设计，本文使用实例描述了在FPGA/CPLD上使用VHDL进行分频器设计，包括偶数分频、非50 占空比和50 占空比的奇数分频、半整数（N+0.5）分频、小数分频、分数分频以及积分分频。-VHDL divider design, this article describes use cases, including even divide, non-50 duty cycle and 50 duty cycle odd divider, half integer (N+0-cr
VHDL-fen-pin
- VHDL分频器，普通分频，偶数分频，奇数分频，小数分频等各种分频器的编写-The preparation of the VHDL divider, sub-frequency, even frequency, odd division, fractional-N divider
divider
- 偶数 奇数 小数分频器的设计,很详细实用，希望对大家有帮助-even odd frequency_divider
xiaoshu
- 基于Verilog的小数分频,带testbench，可直接modelsim仿真-Verilog-based fractional divider with testbench, modelsim simulation can be directly
fen-pin-Verilog(2013-06-25-09.54.41)
- 任意小数分频，适用于对精确度要求不高的代码中-Any fractional divider, suitable for less demanding precision code
division
- 分频器,偶数分频 奇数分频 小数分频 不同方法实现不同种类分频 -Divider, even odd frequency divider fractional different ways to achieve different types of crossover
Half_Frequence
- 本程序基于VHDL语言，设计分频器，其中包含半整数分频占空比不为50 奇数分频占空比为50 任意小数分频 -The program is based on VHDL language design divider, which includes half-integer divider 50 duty cycle is not odd frequency 50 duty cycle any fractional
GetKey
- cpld的按键处理，偶数分数，奇数分频，小数分频-cpld key handling, even scores the odd frequency, fractional-N
Prescaler-to-use-VHDL-design
- 本文使用实例描述了在 FPGA/CPLD 上使用 VHDL 进行分频器设计，包括偶数分频、非 50 占空比和50 占空比的奇数分频、半整数（N+0.5）分频、小数分频、分数分频以及积分分频。所有实现均可通过 Synplify Pro 或 FPGA 生产厂商的综合器进行综合，形成可使用的电路，并在 ModelSim 上进行验证。-This paper describes the use of examples prescaler to use VHDL design on FPGA/CPLD, i
pll_sigma-delta
- 这是用simulink仿真的一个小数分频锁相环（fraction_N PLL），使用了sigma-delta modulator和8/9预分频，这只是其中一部分，如果再想实现细节，还有待更深入，可以联系我qq790290115-fraction_N PLL using simulink(2013a),it includes sigma-delta modulator and 8/9 prescaler
fenpin
- 分频程序，偶数分频，奇数分频，占空比可调，小数分频-Dividing frequency division program, even, odd points frequency, duty cycle adjustable, the decimal frequency division
clk_generator
- 时钟分频的verilog代码，能够实现小数分频，文件为Xilinx ISE工程文件-Frequency clock divider verilog codes, it is possible to achieve fractional file to Xilinx ISE Project Files
XSFP_5TEST
- Verilog实现小数分频，占空比诶50 -Verilog language implementation odd points frequency and duty ratio is 50
fenpin
- 任意分频VERILOG实现，包括奇数分频、偶数分频，与小数分频等等。-Arbitrary frequency VERILOG implementation, including the odd frequency, even frequency, and fractional frequency division, etc..
mash
- MASH源码应用于小数分频的锁相环，可以了解小数分频算法噪声分布情况。(The source code of MASH is applied to the phase-locked loop of decimal frequency division, which can understand the noise distribution of the decimal frequency division algorithm.)