VHDL设计的HDB3的译码器，采用了四位移位寄存器来判断之前码元1/0，造成输出有5位时延。-VHDL design of HDB3 decoder, using four yards before the shift register to determine the yuan 1/0, resulting in output has five delay.