搜索资源列表
fenpin
- 此为EDA设计的分频器模块。可以实现三种不同的频率信号,可以通过使用者自由设置频率大小-This is the design of the divider module EDA. Can achieve three different frequency signals, users can freely set the frequency of the size of
n_evendivider
- 标签: Verilog 分频器 N倍奇数分频器.(Verilog) N_odd_divider.v / Verilog module N_odd_divider (-Labels: Verilog divider divider N odd times. (Verilog) N_odd_divider.v/Verilog module N_odd_divider (
shukongfenpin
- 数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设计,整个过程简单、快捷,极易修改,可移植性强。他可利用 并行预置数的加法计数器和减法计数器实现。广泛应用于电子仪器、乐器等数字电子系统中。-NC divider output signal frequency is a function of input data. Using traditional methods of desig
shuzipinluji
- 数字频率计的设计可以分为测量计数和显示。其测量的基本原理是计算一定时间内待测信号的脉冲个数,这就要求由分频器产生标准闸门时间信号,计数器记录脉冲个数,由控制器对闸门信号进行选择,并对计数器使能断进行同步控制。控制器根据闸门信号确定最佳量程。-The design of digital frequency meter can be divided into measurement and display count. The basic principle of its measurement i
Sequentialdivider
- program to perform sequential divider in vhdl
division
- 分别用分频比交错法及累加器分频法完成非整数分频器设计。-Points were staggered method and frequency than the frequency accumulator law to complete the design of non-integer divider.
fr_div
- DDS divider clock AHDL
38.58
- 基于VDHL的38译码器的实现与58分频器的实现 FPGA主芯片:CycloneII EP2C35F672C6-Based on VDHL decoder 38 with the divider 58 to achieve the main FPGA chip: CycloneII EP2C35F672C6
fenpin
- 分频器 8分频器 50 已经测试 可以用 代码可更改-Divider divider 8 has 50 percent can be used to test the code can change
time_div
- IP 分频器 可以通过输入参数而自动调整分频数-IP divider input parameters can be automatically adjusted at the frequency
fpu_div
- this file is divider vhdl program
Quartus32
- 1.8421码十进制计数器 2.分频系数为8,占空比为0.5的分频器 3.控制8个二极管的电路-Counter 2 decimal 1.8421 yards. Sub-frequency coefficient of 8, duty cycle of the divider 3 for the 0.5. 8 diode control circuit
DVF
- 数控分频器的设计数控分频器 端口定义: CLK:时钟输入 D[7..0]:预置数据 Fout:分频输出 说明: D[7..0]作为8位加1计数器的初值,初值越大,分频输出频率越高,反之越低, -NC NC divider divider port the definition of design: CLK: Clock input D [7 .. 0]: preset data Fout: frequency output that: D [7 .. 0] as
Designofanon-integerdivider
- 设计一个非整数分频器用分针数来分频,微机原理的作业-Design of a non-integer divider
ab
- 能实现2分之1分频器,4分之1分频器,8分之1分频器等功能-To achieve half divider, prescaler fourth, eighth divider functions
8bit
- 8bit数与8bit数的除法,用来实现数的除法,但不支持浮点数运算-8bit divider with 8bit
ghzfchsa
- 数控分频器,可实现50m以内任意整数分频-NC divider can be realized within 50m of arbitrary integer frequency
div_2m_to_2
- 将2MHz信号分频成2Hz信号的分频器,多用于指示灯的显示,实际使用过。-2MHz to 2Hz divider
mod_m_counter
- frequency divider, it generates clock waveform from another clock divide by any divider
Frequency_Divider_VhdlCode
- a very good frequency divider code for fpgas>