搜索资源列表
24bit-dadda-multiplier
- IT IS HIGHBRID MULTIPLIER WHERE WILL BE USEFUL TO GET HIGH SPEED MULTIPLICATION IN PROCESSORS
Multiplier
- 4 bit multiplier 4 bit multiplier 4 bit multiplier-4 bit multiplier 4 bit multiplier 4 bit multiplier 4 bit multiplier
multiplier
- 使用硬核乘加器完成两路输入数据相乘，每8个乘积结果累加后输出-The use of hard core multiplier accumularor complete two-way input data is multiplied by each of the 8 product, the cumulative output results
original-1-by-16-bit-multiplier
- 原码一位乘16位乘法器 用VerilogHDL语言实现-Original code A by 16-bit multiplier VerilogHDL language used to achieve
Multiplier-method-program
- 优化算法，数学规划法，乘子法程序，MATLAB程序。-Multiplier method program
multiplier-by-verilog
- verilog写的浮点乘法器（原码一位乘法)-multiplier by verilog
polynominal-multiplier
- verilog code for polynominal multiplier
multiplier-ROM--FIFO-memory
- 布斯，阵列乘法器，加减交替除法器，以及ROM存储器，FIFO存储器-Booth, array multiplier, divider alternately add and subtract, and ROM memory, FIFO memory
multiplier
- structural multiplier
Hardware-multiplier
- 基于VHDL的硬件乘加器设计,包括QUARTERS 的文件以及实验报告,便于参考和修改-Hardware multiplier design based on VHDL, including the QUARTERS file as well as the experimental report, ease of reference and modification
multiplier-method
- 基于MATLAB环境下的拉格朗日乘子法的程序，非常实用-Lagrange multiplier method based on MATLAB Environment Program
Multiplier
- 设计一个能进行两个十进制数相乘的乘法器，乘数和被乘数均小于100。-Can design a multiplier multiplying two decimal numbers, the multiplier and multiplicand are less than 100.
Multiplier
- this a 8-bit Multiplier using 3 stages. after reset the 8 bit operands are loaded and the serial-parallel multiplication takes place.-this is a 8-bit Multiplier using 3 stages. after reset the 8 bit operands are loaded and the serial-parallel multipl
Analog-multiplier
- 实现了乘法器功能，包含仿真电路和仿真实现程序-Achieve a multiplier features, including simulation, and circuit simulation program to achieve
booth-multiplier
- 布斯乘法器设计源码。。功能完善，modelsim仿真通过-Booth Multiplier source. . Perfect function, modelsim simulation through
Sequential-Multiplier
- sequential multiplier using system verilog
Multiplier
- 复用全加器来实现乘法器, 通过从右到左互为输入输出，实现低位计算。最左向高位输出。具体要求请参见附带的PDF。-Multiplexing a multiplier to achieve full adder, input and output by each other right to left, the least significant bits is calculated. Most left output to high. Specific requirements Refer to
Lagrangian multiplier method
- 通过matlab实现拉格朗日乘子法。学习经典优化方法，熟悉matlab语言。(Realize the Lagrangian multiplier method by matlab. Learning classic optimization methods, familiar with matlab language.)
multiply
- it's a simple multiplier in vhdl language
code
- Due to its high modularity and carry-free addition, a redundant binary (RB) representation can be used when designing high performance multipliers. The conventional RB multiplier requires an additional RB partial product (RBPP) row, because an err