资源列表
multi8x8
- 节约资源型 8位*8位 运算VHDL代码，采用串行运算，8 个时钟周期完成一次运算。QUARTUS下已验证-resource conservation-8 * 8 Operational VHDL code, using serial computation. 8 clock cycles to complete an operation. QUARTUS has been under test
pingpongjiegou
- VHDL编译,本程序是从USB GPIF口SRAM传输数据,且形成乒乓结构传输-VHDL compiler, the procedure is GPIF USB port SRAM transmission of data, Structure formation and transmission Table Tennis
vhdlxuexi
- VHDL学习的好资料,有多达一百人例子,需要的可以-VHDL learning good information, as many as 100 people example, the need to look at
carslight
- 输入信号：左转弯传感器LH，右转弯传感器RH和紧急制动或慢行传感器JMH，另外，汽车尾灯主要是给后面行使汽车的司机注意。为了使尾灯的光信号更明显，采用亮灭交替的闪烁信号，其闪烁周期为2秒，即尾灯亮1秒，灭1秒，再亮1秒…。在图9-21中设置了一个1秒时钟的输入信号CP。 输出信号：输出共设两个，左面一个尾灯，右面一个尾灯，既左转弯时指示灯LD和右转弯时指示灯RD。-input signal : LH sensor made a left turn, Peccant RH sens
sdh
- 帧同步检测源码，包括同步跟踪模块，fifo,分频模块，还有系统的测试平台-frame synchronization source detection, including synchronous tracking module, fifo, frequency module, and system test platform
11223344scan_led1000
- Quartus环境下的1000进制计数器的扫描显示电路-Quartus environment under the 1000 counter-band scanning display circuit
23565785scan_led
- Quartus环境下的7段扫描显示电路的源程序-Quartus environment of the seven scanning display circuit of the source
55478362cntshow
- Quartus环境下的12进制计数器的扫描显示电路-Quartus environment of the 12 counter-band scanning display circuit
123424475SINGT
- Quartus环境下的正选信号发生器的实验源码-Quartus environment is the election of signal generator FOSS
234352325DECL7S
- Quartus环境下的7段译码管的扫描显示电路-Quartus environment of the seven decoding of the scan show circuit
usb_phy
- umti协议中的usb1.1的verilog原文件，可公实现usb2.0做参考-umti the agreement usb1.1 verilog the original documents, the public can refer to achieve usb2.0
usb1_funct
- usb1.1的verilog源代码。以及其测试仿真文件，现在很难找其测试文件既testbench-usb1.1 verilog the source code. Simulation and test document, and now it is very difficult to find the paper test testbench