CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 源码下载 嵌入式/单片机编程 VHDL编程

资源列表

« 1 2 ... .16 .17 .18 .19 .20 1021.22 .23 .24 .25 .26 ... 4323 »
  1. veril_resource_code

    0下载:
  2. verilog例子很丰富,几个经典的,希望对初学者有所帮助-verilog examples of very rich, a few classic, and want to be helpful for beginners
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:164.73kb
    • 提供者:yuehaitong
  1. clock2Hz

    0下载:
  2. this fpga spartan 3e based project file .the project is the game based on vga. this file contains 2,20,25,400Hz clock generating file as per required for the project.-this is fpga spartan 3e based project file .the project is the game based on vga.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-30
    • 文件大小:2.05kb
    • 提供者:yasir
  1. vga_control

    0下载:
  2. this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is i
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:1.39kb
    • 提供者:yasir
  1. ps2interface

    0下载:
  2. this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for ps/2 interface .-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . t
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:5.17kb
    • 提供者:yasir
  1. game

    0下载:
  2. this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the main file included in the project.-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . thi
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:1.63kb
    • 提供者:yasir
  1. keyb

    0下载:
  2. this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for keyboard interface and it also included a intro.vhdl file required for the startup animation file.-this is a fpga spa
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:1.63kb
    • 提供者:yasir
  1. jianpanjuzhen

    0下载:
  2. 8*8键盘矩阵 用作单片机 8*8键盘矩阵 用作单片机 8*8键盘矩阵 用作单片机-8* 8 keyboard matrix used as a microcontroller 8* 8 keyboard matrix used as a microcontroller 8* 8 keyboard matrix used as a microcontroller 8* 8 keyboard matrix used as a MCU
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-07
    • 文件大小:38.6kb
    • 提供者:翟召健
  1. FIR

    0下载:
  2. FIR filter up to 128x
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-06-16
    • 文件大小:23.44mb
    • 提供者:mlapov
  1. Processor_alu

    0下载:
  2. this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-26
    • 文件大小:4.46kb
    • 提供者:Yogesh PAtel
  1. countor

    0下载:
  2. This code for countor . it is design in verilog HDL.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-27
    • 文件大小:1.28kb
    • 提供者:Yogesh PAtel
  1. hello_world

    0下载:
  2. 欢迎大家使用该程序,是在FPGA下使用开发的。请大家使用。-Welcome to use the program is to use FPGA development. Please use the.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-30
    • 文件大小:2.15kb
    • 提供者:刘金才
  1. VHDLtransmitter

    0下载:
  2. 这是我做UART时候做的一个发送器的源码,希望对大家有用。-This is what I did do a UART transmitter when the source and hope for all of us.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:3.28kb
    • 提供者:邹正
« 1 2 ... .16 .17 .18 .19 .20 1021.22 .23 .24 .25 .26 ... 4323 »
搜珍网 www.dssz.com