资源列表
simple_spi_latest.tar
- A code a motorola compliant spi
ddc
- 信号处理前端 数字下变频 多相结构滤波 包含fir滤波器设计 非核- polyphase filter fir filter design DDC
sine-wave
- spartan-3an sine wave 波形通过dac显示 可改变sweep rate -spartan-3an sine wave based on VHDL
uart
- 利用verilog实现与uart的通信，uart接口-uart interface realize
data_convert
- 二进制码变换设计，完整的设计工程文件在data_convert文件夹下-Binary code conversion design, complete design engineering files in data_convert file folder
counter
- 四位计数器设计，完整的设计工程文件在counter文件夹下-Binary code conversion design, complete design engineering files in data_convert file folder...
multiplier_ip
- 基于IP核的乘法器设计，完整的设计工程文件在multiplier_ip文件夹下-IP-based core multiplier design, complete design engineering file multiplier_ip file folder
Verilog-coding-style-in-asic-design
- 该文档描述了ASIC芯片设计的verilog编程规范，这对芯片的正常流片极重要。-This document describes the verilog coding style in asic design.
asyn_fifo_bk
- 该verilog代码位手动编写的异步fifo。-This code is manually generated asychronous fifo.
multiply_shift_add
- 基于移位相加运算的乘法器设计，完整的设计工程文件在multiply_shift_add文件夹下-Multiplier design based on shift and add operations, complete design engineering file multiply_shift_add file folder
divider
- 基于移位相减运算的除法器设计，完整的设计工程文件在divider文件夹下-Based on the shift subtraction divider design, complete design project file divider file folder
canbus
- 此例参照SJA1000CAN通信控制器，通过CAN总线控制器完成CAN总线的通信协议。所传文件为CAN总线的VERILOG代码。-This reference SJA1000CAN communication controller, to complete the communication protocol of CAN bus through the CAN bus controller. The transfer document for the CAN bus VERILOG code.