CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:Verilog_experiment

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [PPT]
  • 上传时间：
    2012-11-16
  • 文件大小：
    5.17mb
  • 已下载：
    0次
  • 提 供 者：
    加***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

这是我设计的流水灯，Verilog程序，只是为下载其他代码-This is my design of the water lights, Verilog program, just download other code
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Verilog_experiment/EDA技术与Verilog课程课件/CH-3主板图.jpg
Verilog_experiment/EDA技术与Verilog课程课件/CH-3主板图结构图.jpg
Verilog_experiment/EDA技术与Verilog课程课件/CH-3侧面图.jpg
Verilog_experiment/EDA技术与Verilog课程课件/CH-3侧面连线图.jpg
Verilog_experiment/EDA技术与Verilog课程课件/CH-3开箱图.jpg
Verilog_experiment/EDA技术与Verilog课程课件/CH-3正面图.jpg
Verilog_experiment/EDA技术与Verilog课程课件/EDA技术与VerilogL实验教程.ppt
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/.sopc_builder/filters.xml
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_04l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_11j2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_14l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_24l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_3ui2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_41l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_61l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_91j2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_boi2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_c7l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_e4l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_g7p3.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_jti2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_k7l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_lti2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_mti2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_muk1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_nti2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_pqi2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_rqi2.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_sgq1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/altsyncram_u3l1.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cmpr_1vh.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cmpr_2vh.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cmpr_7cc.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cmpr_bcc.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cmpr_pth.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_0ff.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_0jg.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_0sf.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_1ci.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_1jg.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_1oh.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_2pe.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_32j.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_9ne.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_9oh.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_alh.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_bne.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_cai.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_hqe.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_lqe.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_nhf.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_nqf.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_ohg.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_ooe.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_poe.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_u4j.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_vhf.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/cntr_vrf.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/decode_aoi.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/decode_duf.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/mux_dqc.tdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/prev_cmp_SWLEDIP.asm.qmsg
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/prev_cmp_SWLEDIP.fit.qmsg
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/prev_cmp_SWLEDIP.map.qmsg
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/prev_cmp_SWLEDIP.qmsg
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/prev_cmp_SWLEDIP.tan.qmsg
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/SWLEDIP.db_info
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/db/SWLEDIP_global_asgn_op.abo
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/Hexlab.v
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/incremental_db/compiled_partitions/SWLEDIP.root_partition.map.kpt
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/incremental_db/README
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/sopc_builder_log.txt
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/stp1.stp
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.asm.rpt
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.bsf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.cdf
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.done
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.fit.rpt
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.fit.smsg
Verilog_experiment/EDA技术与Verilog课程课件/SWLEDIP/SWLEDIP.fit.summary
Verilog_experiment/EDA

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com