文件名称:Lab6(result)
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:445.85kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
VHDL的小程序,可实现4bits输入的循环-VHDL small procedures, can enter the cycle 4bits
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Lab6(result)/Screenshot/task1.PNG
Lab6(result)/Screenshot/task2.PNG
Lab6(result)/Screenshot/task3.PNG
Lab6(result)/State_diagram/task2_state_diagram.pdf
Lab6(result)/State_diagram/Task3_State_Diagram.pdf
Lab6(result)/task1/Controller/controller.vhd
Lab6(result)/task1/Controller/d_flipflop.vhd
Lab6(result)/task1/Controller/four_input_multiplexer.vhd
Lab6(result)/task1/Controller/function_decode_logic.vhd
Lab6(result)/task1/Controller/half_adder.vhd
Lab6(result)/task1/Controller/nbit_incrementer.vhd
Lab6(result)/task1/Controller/nbit_reg.vhd
Lab6(result)/task1/Controller/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task1/Controller/n_bit_two_input_mux.vhd
Lab6(result)/task1/Controller/two_input_multiplexer.vhd
Lab6(result)/task1/datapath/ALU.vhd
Lab6(result)/task1/datapath/bit_slice.vhd
Lab6(result)/task1/datapath/datapath.vhd
Lab6(result)/task1/datapath/d_flipflop.vhd
Lab6(result)/task1/datapath/eight_n_bit_reg_file.vhd
Lab6(result)/task1/datapath/four_bit_adder_subtractor.vhd
Lab6(result)/task1/datapath/four_bit_arithmetric.vhd
Lab6(result)/task1/datapath/four_bit_LAC.vhd
Lab6(result)/task1/datapath/four_bit_LAC_adder.vhd
Lab6(result)/task1/datapath/four_bit_shifter.vhd
Lab6(result)/task1/datapath/four_input_mux.vhd
Lab6(result)/task1/datapath/four_input_nor.vhd
Lab6(result)/task1/datapath/four_input_or_gate.vhd
Lab6(result)/task1/datapath/full_adder.vhd
Lab6(result)/task1/datapath/half_adder.vhd
Lab6(result)/task1/datapath/inverter.vhd
Lab6(result)/task1/datapath/micro_ones_counter.vhd
Lab6(result)/task1/datapath/Multiplexer.vhd
Lab6(result)/task1/datapath/nbit_incrementer.vhd
Lab6(result)/task1/datapath/nbit_reg.vhd
Lab6(result)/task1/datapath/nbit_reg_control_triout.vhd
Lab6(result)/task1/datapath/nbit_reg_with_control.vhd
Lab6(result)/task1/datapath/nbit_RFC_register.vhd
Lab6(result)/task1/datapath/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task1/datapath/nbit_tri_buff.vhd
Lab6(result)/task1/datapath/nbit_xor_contol.vhd
Lab6(result)/task1/datapath/n_bit_adder.vhd
Lab6(result)/task1/datapath/n_bit_logic_unit.vhd
Lab6(result)/task1/datapath/n_bit_two_input_mux.vhd
Lab6(result)/task1/datapath/ones_counter_ROM.vhd
Lab6(result)/task1/datapath/register_file_cell.vhd
Lab6(result)/task1/datapath/shift_control_logic.vhd
Lab6(result)/task1/datapath/shift_logic.vhd
Lab6(result)/task1/datapath/shift_rotate.vhd
Lab6(result)/task1/datapath/three_input_or.vhd
Lab6(result)/task1/datapath/three_to_eight_decoder.vhd
Lab6(result)/task1/datapath/tri_buff.vhd
Lab6(result)/task1/datapath/two_input_and.vhd
Lab6(result)/task1/datapath/two_input_and_gate.vhd
Lab6(result)/task1/datapath/two_input_multiplexer.vhd
Lab6(result)/task1/datapath/Two_input_mux.vhd
Lab6(result)/task1/datapath/two_input_nand.vhd
Lab6(result)/task1/datapath/two_input_nor.vhd
Lab6(result)/task1/datapath/two_input_or.vhd
Lab6(result)/task1/datapath/two_input_or_gate.vhd
Lab6(result)/task1/datapath/two_input_xor.vhd
Lab6(result)/task1/TASK1.ise
Lab6(result)/task1/task1.vhd
Lab6(result)/task1/task1_rom.vhd
Lab6(result)/task1/task1_tb.vhd
Lab6(result)/task1/Testbench/alu_tb.vhd
Lab6(result)/task1/Testbench/controller_tb.vhd
Lab6(result)/task1/Testbench/counter_tb.vhd
Lab6(result)/task1/Testbench/datapath_tb.vhd
Lab6(result)/task1/Testbench/task3_tb.vhd
Lab6(result)/task2/Controller/controller.vhd
Lab6(result)/task2/Controller/d_flipflop.vhd
Lab6(result)/task2/Controller/four_input_multiplexer.vhd
Lab6(result)/task2/Controller/function_decode_logic.vhd
Lab6(result)/task2/Controller/half_adder.vhd
Lab6(result)/task2/Controller/nbit_incrementer.vhd
Lab6(result)/task2/Controller/nbit_reg.vhd
Lab6(result)/task2/Controller/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task2/Controller/n_bit_two_input_mux.vhd
Lab6(result)/task2/Controller/two_input_multiplexer.vhd
Lab6(result)/task2/datapath/ALU.vhd
Lab6(result)/task2/datapath/bit_slice.vhd
Lab6(result)/task2/datapath/datapath.vhd
Lab6(result)/task2/datapath/d_flipflop.vhd
Lab6(result)/task2/datapath/eight_n_bit_reg_file.vhd
Lab6(result)/task2/datapath/four_bit_adder_subtractor.vhd
Lab6(result)/task2/datapath/four_bit_arithmetric.vhd
Lab6(result)/task2/datapath/four_bit_LAC.vhd
Lab6(result)/task2/datapath/four_bit_LAC_adder.vhd
Lab6(result)/task2/datapath/four_bit_shifter.vhd
Lab6(result)/task2/datapath/four_input_mux.vhd
Lab6(result)/task2/datapath/four_input_nor.vhd
Lab6(result)/task2/datapath/four_input_or_gate.vhd
Lab6(result)/task2/datapath/full_adder.vhd
Lab6(result)/task2/datapath/half_adder.vhd
Lab6(result)/task2/datapath/inverter.vhd
Lab6(result)/task2/datapath/micro_ones_counter.vhd
Lab6(result)/task2/datapath/Multiplexer.vhd
Lab6(result)/task2/datapath/nbit_incrementer.vhd
Lab6(result)/task2/datapath/nbit_reg.vhd
Lab6(result)/task2/datapath/nbit_reg_control_triout.vhd
Lab6(result)/task2/datapath/nbit_reg_with_control.vhd
Lab6(result)/task2/datapath/nbit_RFC_register.vhd
Lab6(result)/task2/datapath/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task2/datapath/nbit_tri_buff.vhd
Lab6(result)/task2/datapath/nbit_xor_contol.vhd
Lab6(result)/ta
Lab6(result)/Screenshot/task2.PNG
Lab6(result)/Screenshot/task3.PNG
Lab6(result)/State_diagram/task2_state_diagram.pdf
Lab6(result)/State_diagram/Task3_State_Diagram.pdf
Lab6(result)/task1/Controller/controller.vhd
Lab6(result)/task1/Controller/d_flipflop.vhd
Lab6(result)/task1/Controller/four_input_multiplexer.vhd
Lab6(result)/task1/Controller/function_decode_logic.vhd
Lab6(result)/task1/Controller/half_adder.vhd
Lab6(result)/task1/Controller/nbit_incrementer.vhd
Lab6(result)/task1/Controller/nbit_reg.vhd
Lab6(result)/task1/Controller/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task1/Controller/n_bit_two_input_mux.vhd
Lab6(result)/task1/Controller/two_input_multiplexer.vhd
Lab6(result)/task1/datapath/ALU.vhd
Lab6(result)/task1/datapath/bit_slice.vhd
Lab6(result)/task1/datapath/datapath.vhd
Lab6(result)/task1/datapath/d_flipflop.vhd
Lab6(result)/task1/datapath/eight_n_bit_reg_file.vhd
Lab6(result)/task1/datapath/four_bit_adder_subtractor.vhd
Lab6(result)/task1/datapath/four_bit_arithmetric.vhd
Lab6(result)/task1/datapath/four_bit_LAC.vhd
Lab6(result)/task1/datapath/four_bit_LAC_adder.vhd
Lab6(result)/task1/datapath/four_bit_shifter.vhd
Lab6(result)/task1/datapath/four_input_mux.vhd
Lab6(result)/task1/datapath/four_input_nor.vhd
Lab6(result)/task1/datapath/four_input_or_gate.vhd
Lab6(result)/task1/datapath/full_adder.vhd
Lab6(result)/task1/datapath/half_adder.vhd
Lab6(result)/task1/datapath/inverter.vhd
Lab6(result)/task1/datapath/micro_ones_counter.vhd
Lab6(result)/task1/datapath/Multiplexer.vhd
Lab6(result)/task1/datapath/nbit_incrementer.vhd
Lab6(result)/task1/datapath/nbit_reg.vhd
Lab6(result)/task1/datapath/nbit_reg_control_triout.vhd
Lab6(result)/task1/datapath/nbit_reg_with_control.vhd
Lab6(result)/task1/datapath/nbit_RFC_register.vhd
Lab6(result)/task1/datapath/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task1/datapath/nbit_tri_buff.vhd
Lab6(result)/task1/datapath/nbit_xor_contol.vhd
Lab6(result)/task1/datapath/n_bit_adder.vhd
Lab6(result)/task1/datapath/n_bit_logic_unit.vhd
Lab6(result)/task1/datapath/n_bit_two_input_mux.vhd
Lab6(result)/task1/datapath/ones_counter_ROM.vhd
Lab6(result)/task1/datapath/register_file_cell.vhd
Lab6(result)/task1/datapath/shift_control_logic.vhd
Lab6(result)/task1/datapath/shift_logic.vhd
Lab6(result)/task1/datapath/shift_rotate.vhd
Lab6(result)/task1/datapath/three_input_or.vhd
Lab6(result)/task1/datapath/three_to_eight_decoder.vhd
Lab6(result)/task1/datapath/tri_buff.vhd
Lab6(result)/task1/datapath/two_input_and.vhd
Lab6(result)/task1/datapath/two_input_and_gate.vhd
Lab6(result)/task1/datapath/two_input_multiplexer.vhd
Lab6(result)/task1/datapath/Two_input_mux.vhd
Lab6(result)/task1/datapath/two_input_nand.vhd
Lab6(result)/task1/datapath/two_input_nor.vhd
Lab6(result)/task1/datapath/two_input_or.vhd
Lab6(result)/task1/datapath/two_input_or_gate.vhd
Lab6(result)/task1/datapath/two_input_xor.vhd
Lab6(result)/task1/TASK1.ise
Lab6(result)/task1/task1.vhd
Lab6(result)/task1/task1_rom.vhd
Lab6(result)/task1/task1_tb.vhd
Lab6(result)/task1/Testbench/alu_tb.vhd
Lab6(result)/task1/Testbench/controller_tb.vhd
Lab6(result)/task1/Testbench/counter_tb.vhd
Lab6(result)/task1/Testbench/datapath_tb.vhd
Lab6(result)/task1/Testbench/task3_tb.vhd
Lab6(result)/task2/Controller/controller.vhd
Lab6(result)/task2/Controller/d_flipflop.vhd
Lab6(result)/task2/Controller/four_input_multiplexer.vhd
Lab6(result)/task2/Controller/function_decode_logic.vhd
Lab6(result)/task2/Controller/half_adder.vhd
Lab6(result)/task2/Controller/nbit_incrementer.vhd
Lab6(result)/task2/Controller/nbit_reg.vhd
Lab6(result)/task2/Controller/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task2/Controller/n_bit_two_input_mux.vhd
Lab6(result)/task2/Controller/two_input_multiplexer.vhd
Lab6(result)/task2/datapath/ALU.vhd
Lab6(result)/task2/datapath/bit_slice.vhd
Lab6(result)/task2/datapath/datapath.vhd
Lab6(result)/task2/datapath/d_flipflop.vhd
Lab6(result)/task2/datapath/eight_n_bit_reg_file.vhd
Lab6(result)/task2/datapath/four_bit_adder_subtractor.vhd
Lab6(result)/task2/datapath/four_bit_arithmetric.vhd
Lab6(result)/task2/datapath/four_bit_LAC.vhd
Lab6(result)/task2/datapath/four_bit_LAC_adder.vhd
Lab6(result)/task2/datapath/four_bit_shifter.vhd
Lab6(result)/task2/datapath/four_input_mux.vhd
Lab6(result)/task2/datapath/four_input_nor.vhd
Lab6(result)/task2/datapath/four_input_or_gate.vhd
Lab6(result)/task2/datapath/full_adder.vhd
Lab6(result)/task2/datapath/half_adder.vhd
Lab6(result)/task2/datapath/inverter.vhd
Lab6(result)/task2/datapath/micro_ones_counter.vhd
Lab6(result)/task2/datapath/Multiplexer.vhd
Lab6(result)/task2/datapath/nbit_incrementer.vhd
Lab6(result)/task2/datapath/nbit_reg.vhd
Lab6(result)/task2/datapath/nbit_reg_control_triout.vhd
Lab6(result)/task2/datapath/nbit_reg_with_control.vhd
Lab6(result)/task2/datapath/nbit_RFC_register.vhd
Lab6(result)/task2/datapath/nbit_synchronous_counter_with_parallel_load_input.vhd
Lab6(result)/task2/datapath/nbit_tri_buff.vhd
Lab6(result)/task2/datapath/nbit_xor_contol.vhd
Lab6(result)/ta
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
