7:1LVDS编码 为LVDS方面需求的人提供参考设计，很高兴-　 This VHDL or Verilog source code is intended as a design reference　which illustrates how these types of functions can be implemented.

　 It is the user s responsibility to verify their design for

consistency and functionality through the use of formal

verification methods.