- Directshow mpeg4 接收Filter 修改实物精选 中的 DSNetwork
- ACM (Adaptive Code Modulation) in OFDM
- MIMO_communication_system 这是一个基于空时分组编码的MIMO
- OpenGLes.texture opengl es texture
- webrtc_android_test 基于WebRTC的Android版音频引擎（VoiceEngine)源代码
- New-folder-(2) Wireless Communication is one of the most rapidly growing industries. The high demand for wireless communication services had led to an increase in system capacity. Then most elementary solution would be to increase bandwidth however
文件名称:Miniproject_DSF_BATCH-30
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：815.13kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
source code for Sine wave generator using FPGA VHDL -source code for Sine wave generator using FPGA VHDL
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Miniproject_DSF_BATCH-30/dac_top.bit
Miniproject_DSF_BATCH-30/READ ME !.txt
Miniproject_DSF_BATCH-30/Report_detail/FPGA MINI-PRO REPORT.docx
Miniproject_DSF_BATCH-30/Report_detail
Miniproject_DSF_BATCH-30/STA & Resource REPORT/STA &Resource.docx
Miniproject_DSF_BATCH-30/STA & Resource REPORT
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/clk_div.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/Cordic.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/DAC_control.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/DAC_TOP.ucf
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/DAC_TOP.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches/main_cordic_test1.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches/sinetest_cordic.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches/test_clk_div.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches
Miniproject_DSF_BATCH-30
Miniproject_DSF_BATCH-30/READ ME !.txt
Miniproject_DSF_BATCH-30/Report_detail/FPGA MINI-PRO REPORT.docx
Miniproject_DSF_BATCH-30/Report_detail
Miniproject_DSF_BATCH-30/STA & Resource REPORT/STA &Resource.docx
Miniproject_DSF_BATCH-30/STA & Resource REPORT
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/clk_div.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/Cordic.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/DAC_control.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/DAC_TOP.ucf
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/DAC_TOP.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches/main_cordic_test1.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches/sinetest_cordic.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches/test_clk_div.vhd
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches/TestBenches
Miniproject_DSF_BATCH-30/VHDL CODE& TestBenches
Miniproject_DSF_BATCH-30
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。